|
|
|
马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
本帖最后由 Areky 于 2010-7-11 11:44 编辑
In this study, the theory, design and analysis of PLL circuits are examined and a 4:9GHz 5:9GHz Wideband CMOS PLL Frequency Synthesizer is designed and implemented in IBM
65nm digital-process.
The objective of this thesis work is to understand the limitations in Wideband PLL systems
when the application frequency range extends to multiple gigahertz. This study explores the
inband noise contribution of PLL blocks and also investigates solutions to high frequency
operation of phase frequency detectors and charge pumps.
A high frequency phase-frequency detector topology is presented. With this topology, static
phase error of the loop remains close to zero even if the charge-pump has a large amount
of current mismatch. A design which is capable correct operation up to a frequency 1.74
GHz is designed. A high frequency di erential charge pump circuit with glitch suppression
is presented. The VCO of the PLL is implemented with a mutlipath loop ring oscillator.
The VCO has a better supply noise performance compared to conventional ring oscillators
but however it is still not suitable for applications with noisy supply, thus o chip supply
decoupling is used. VCO operates within 4:79GHz 6:54GHz for all process corners. The
frequency divider which is used from project library has a constant division ratio of 6.
Entire PLL design consumes 14.9 mW from 1.2 V supply, under typical conditions. Total
area of the PLL is 1 mm x 800 um including the pads. |
|
/2 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2010-4-20 23:28:14
