在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2619|回复: 7

[招聘] 【猎头】上海招聘:FPGA/SOC design;HW Design

[复制链接]
发表于 2010-4-1 15:12:42 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
大家好,我是上海的人才咨询顾问Austin Wang,我们正在为一家全球排名前几的通讯设备公司招聘FPGA/Soc Design和HW Design的人才,具体JD如下,请有兴趣的朋友给我mail: austinwang1201@hotmail.com
JD:
                  FPGA Design Engineer
Key Responsibilities:  
l            Act in FPGA development phases: Design specification, FPGA implementation and simulation, product documentation elaboration, test bench preparation, verification, Test on board and corrections and Product Maintenance.
Job Requirements:
l            To conduct complete FPGA design flow and tools with VHDL
l            Select FPGA chip balancing design cost and product life cycle
l            3+ years work experience in FPGA design area
l            The designers are also required to have some HW design know-how: 32/64-bits architecture, Peripheral devices: SDRAM (DDR/DDR2), SRAM, Interfaces and buses: Ethernet, SATA, PCI/PCI-e, UTOPIA/POS/SPI, USB, etc.
l            Fluent written and spoken English
l            Good personality with open mind, learning capacity, team working spirit is needed
l            Team working spirit is needed

              Senior FPGA Design Engineer
Key Responsibilities:  
l            Act as technical responsible in FPGA development phases: Design specification/architecture, implementation and simulation, product documentation elaboration, test bench preparation, verification, Test on board and corrections and Product Maintenance.
Job Requirements:
l            To lead and conduct complete FPGA design flow and tools with VHDL
l            Select FPGA chip balancing design cost and product life cycle
l            Skilled of version control tool and team work
l            Capable to write up specifications / block definition of FPGA and sub-function blocks
l            5+ years work experience in FPGA design area
l            The experts are also required to have HW design know-how: 32/64-bits architecture, Peripheral devices: SDRAM (DDR/DDR2), SRAM, Interfaces and buses: Ethernet, SATA, PCI/PCI-e, UTOPIA/POS/SPI, USB, etc.
l            Experience in TDM/SDH/Package/High speed interface can be a plus
l            Fluent written and spoken English
l            Good personality with open mind, learning capacity, team working spirit is needed

            Senior HW Design Engineer
Key Responsibilities:   
l            Act in HW development phases including product architecture definition, design specification, HW implementation, product documentation elaboration, test and corrections and product maintenance.
Job Requirements:
l            5 years experience taking responsibility on board level HW design successfully
l            Experience in more than 3 of following area are expected (don’t need to cover all areas) Processors: PPC CPU, x86 CPU, 32/64-bits architecture, Peripheral devices: SDRAM (DDR/DDR2), SRAM, Bridges, Controllers (PCI, Ethernet, USB, and ATA), Interfaces and buses: Ethernet, SATA, PCI/PCI-e, UTOPIA/POS/SPI, CAD design (capture, analysis, and layout).
l            Conduct HW design of Network architectures in core network of wireless system including: IP, ATM, Wireless, Ethernet, Access, Optical, Switches, Routers. Transport: SDH, PDH, Multiplexes, Cross-connect.
l            The experts are also required to have High Frequency design know how: High-speed design, signal integrity analysis, PCB technologies, EMC/EMI, safety.
l            Fluent written and spoken English. Need to work daily in English with colleagues globally.
l            Good personality with open mind, learning capacity, team working spirit is needed

                 HW designer
Key Responsibilities:   
l            Act in HW development phases including HW implementation, product documentation elaboration, test and corrections and product maintenance.
Job Requirements:
l            3+ years experience taking responsibility in board level HW design. At least take main responsibility of one board to production.
l            Expect to be skilled in one or more of following areas: Processors: PPC CPU, x86 CPU, 32/64-bits architecture, Peripheral devices: SDRAM (DDR/DDR2), SRAM, Bridges, Controllers (PCI, Ethernet, USB, and ATA), Interfaces and buses: Ethernet, SATA, PCI/PCI-e, UTOPIA/POS/SPI, and Hyper-Transport, CAD design (capture, analysis, and layout).
l            To conduct HW design in core network of wireless system including network architectures: IP, ATM, Wireless, Ethernet, Access, Optical, Switches, Routers. Transport: SDH, PDH, Multiplexes, Cross-connect.
l            The experts are also required to have High Frequency design know how: High-speed design, signal integrity analysis, PCB technologies, EMC/EMI.
l            Fluent written and spoken English.
l            Good personality with open mind, learning capacity, team working spirit is needed

有兴趣的朋友请联系Austin Wang: austinwang1201@hotmail.com
Best Regards,
Austin
 楼主| 发表于 2010-4-2 09:54:23 | 显示全部楼层
请有兴趣的朋友尽快投送简历
发表于 2010-4-2 11:11:19 | 显示全部楼层
愚人节的节目!呵呵
 楼主| 发表于 2010-4-9 14:37:28 | 显示全部楼层
UP UP UP
发表于 2010-4-21 23:21:23 | 显示全部楼层
you yi xiang
发表于 2010-4-27 09:08:23 | 显示全部楼层
fpga is very powerful
发表于 2011-1-20 02:12:37 | 显示全部楼层
thanks
发表于 2011-3-5 09:04:03 | 显示全部楼层
How about salary?
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-17 13:53 , Processed in 0.025281 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表