在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2537|回复: 1

[讨论] What is more than Moore's law?

[复制链接]
发表于 2010-2-22 18:04:28 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Scaling (“More Moore”)—
•
Geometrical (constant field) Scaling—refers to the continued shrinking of horizontal and vertical physical feature sizes of the on-chip logic and memory storage functions in order to improve density (cost per function reduction) and performance (speed, power) and reliability values to the applications and end customers.
•
Equivalent Scaling (occurs in conjunction with, and also enables, continued geometrical scaling)—refers to 3-dimensional device structure (“Design Factor”) improvements plus other non-geometrical process techniques and new materials that affect the electrical performance of the chip.
•
Design Equivalent Scaling (occurs in conjunction with equivalent scaling and continued geometric scaling)—refers to design technologies that enable high performance, low power, high reliability, low cost, and high design productivity.
o
“Examples (not exhaustive) are: design-for-variability; low power design (sleep modes, hibernation, clock gating, multi-Vdd, etc.); and homogeneous and heterogeneous multi-core SOC architectures.”

o
Addresses the need for quantifiable, specific design technologies that address the power and performance tradeoffs associated with meeting “More Moore” functionality needs; and may also drive “More Moore” architectural functionality as part of the solution to power and performance needs.
Functional Diversification (“More than Moore”)—the incorporation into devices of functionalities that do not necessarily scale according to “Moore's Law,” but provides additional value to the end customer in different ways. The “More-than-Moore” approach typically allows for the non-digital functionalities (e.g., RF communication, power control, passive components, sensors, actuators) to migrate from the system board-level into a particular package-level (SiP) or chip-level (SoC) potential solution.
•
Design technologies enable new functionality that takes advantage of More than Moore technologies.
•
“Examples (not exhaustive) are: Heterogeneous system partitioning and simulation; software; analog and mixed signal design technologies for sensors and actuators; and new methods and tools for co-design and co-simulation of SIP, MEMS, and biotechnology.”
•
Addresses the need for design technologies which enable functional diversification
Beyond CMOS—emerging research devices (ERD) and Materials (ERM), focused on a “new switch” used to process information, typically exploiting a new state variable to provide functional scaling substantially beyond that attainable by ultimately scaled CMOS. Substantial scaling beyond CMOS is defined in terms of functional density, increased performance, dramatically reduced power, etc. The “new switch” refers to an “information processing element or technology,” which is associated with compatible storage or memory and interconnect functions.
•
Examples of Beyond CMOS include: carbon-based nano-electronics, spin-based devices, ferromagnetic logic, atomic switches, and nano-electro-mechanical-system (NEMS) switches.
发表于 2010-3-17 22:21:06 | 显示全部楼层
good idea
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-23 08:35 , Processed in 0.013994 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表