09年博士论文:流水线A/D[Oregon State]

kaijunli.82

Low Power Design Techniques for High Speed Pipelined ADCs
Author: Naga Sasidhar
Advisor: Un-Ku Moon, Pavan Kumar Hanumolu
presented on January 12, 2009.

Abstract: Real world is analog but the processing of signals can best be done in digital domain.   So the need for Analog to Digital Converters(ADCs) is ever rising as more and more applications set in.  With the advent of mobile technology, power in electronic equipment is being driven down to get more battery life. Because of their ubiquitous nature, ADCs are prime blocks in the signal chain in which power is intended to be reduced. In this thesis, four techniques to reduce power in high speed pipelined ADCs have been proposed.  The first is a capacitor and opamp sharing technique that reduces the load on the first stage opamp by three fold. The second is a capacitor reset technique that aids removing the sample and hold
block to reduce power. The third is a modified MDAC which can take rail-to-rail input swing to get an extra bit thus getting rid of a power hungry opamp.  The fourth is a hybrid architecture which makes use of an asynchronous SAR ADC as the backend of a pipelined ADC to save power.  Measurement and simulation results that prove the efficiency of the proposed techniques are presented.

gemini06061978

thanks for sharing

hgp264721

thanks

robberxiong

多谢，正在发愁怎么弄呢！

Sweetlover

嘿嘿……3Q楼主

sunzy100

好 谢谢分享

hsn

thank you...

oxplorer

thx for sharing