跪求帮助，由原理图生成网表时出现的问题

changlevy · 发表于 2009-11-19 14:38:23

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

各位大侠，我在由原理图生成网表时出现了下面的问题。这是session log中的警告，哪位大侠能帮我解决解决？多多感谢！！！

#3 WARNING(304) Device/Symbol check warning detected.
Unable to load symbol '0402' for device 'L5.6NHRF_0402_5.6NH': Couldn't find padstack: SHAPE50X55
------ Library Paths ------
MODULEPATH =  D:\work\cadence allegro\allegro library
         .
         C:/Cadence/SPB_15.7/share/local/pcb/modules
PSMPATH =  D:\work\cadence allegro\allegro library
         .
         symbols
         ..
         ../symbols
         C:/Cadence/SPB_15.7/share/local/pcb/symbols
         C:/Cadence/SPB_15.7/share/pcb/pcb_lib/symbols
         C:/Cadence/SPB_15.7/share/pcb/allegrolib/symbols
PADPATH =  D:\work\cadence allegro\allegro library
         .
         symbols
         ..
         ../symbols
         C:/Cadence/SPB_15.7/share/local/pcb/padstacks
         C:/Cadence/SPB_15.7/share/pcb/pcb_lib/symbols
         C:/Cadence/SPB_15.7/share/pcb/allegrolib/symbols

changlevy · 发表于 2009-11-19 15:03:01

表述的更详细些。画原理图用的元件是自建的库，0402是所用元件的封装的名字，目录D:\work\cadence allegro\allegro library是封装所在的文件夹。看起来，像是某类符号没有载入到正在运行的allegro程序中。

下面是session log中的警告。哪位大侠能帮我！！

#3 WARNING(304) Device/Symbol check warning detected.
Unable to load symbol '0402' for device 'L5.6NHRF_0402_5.6NH': Couldn't find padstack: SHAPE50X55
------ Library Paths ------
MODULEPATH =  D:\work\cadence allegro\allegro library
         .
         C:/Cadence/SPB_15.7/share/local/pcb/modules
PSMPATH =  D:\work\cadence allegro\allegro library
         .
         symbols
         ..
         ../symbols
         C:/Cadence/SPB_15.7/share/local/pcb/symbols
         C:/Cadence/SPB_15.7/share/pcb/pcb_lib/symbols
         C:/Cadence/SPB_15.7/share/pcb/allegrolib/symbols
PADPATH =  D:\work\cadence allegro\allegro library
         .
         symbols
         ..
         ../symbols
         C:/Cadence/SPB_15.7/share/local/pcb/padstacks
         C:/Cadence/SPB_15.7/share/pcb/pcb_lib/symbols
         C:/Cadence/SPB_15.7/share/pcb/allegrolib/symbols

changlevy · 发表于 2009-11-19 15:33:09

太弱的问题了。呵呵

richardxie · 发表于 2009-11-20 12:30:00

首先需要设置padstack的路径，并且把你的padstack放在你设的路径里，还有可能的确没有padstack，这就要用pad designer建

amodaman · 发表于 2009-11-29 21:24:51

就是设置padstack的路径的问题啊，别的没什么了。

moybe · 发表于 2009-12-8 16:11:26

如果出来的是中文就不会来问这个问题了，唉

跪求帮助，由原理图生成网表时出现的问题

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

相关帖子

站长推荐 /2



EETOP诚邀模拟IC相关培训讲师	创芯人才网--重磅上线啦！