[IC经典图书系列]《SystemVerilog Assertions Handbook》

vertyang

SystemVerilog Assertions Handbook  --for Formal and Dynamic Verification System Verilog

Author: Ben Cohen, Srinivasan Venkataramanan, Ajeetha Kumari

List Price150.00
Published by: VhdlCohen Publishing
ISBN: 0-9705394-7-9

Book Description
The book is co-authored by Ben Cohen, a well-known consultant and author of several technical books addressing the effective use of Verilog and VHDL for logic design and verification; Srinivasan Venkataramanan, Verification Solutions Applications Engineer at Synopsys, Inc.; and Ajeetha Kumari, an independent consultant in the field of design and verification. The book is intended for engineers involved in the increasingly important task of verifying the functionality of complex digital electronic circuits. It presents Assertion-Based Verification methodology concepts using the SystemVerilog language.

"The SystemVerilog Assertions Handbook provides a clear presentation of concepts with practical examples and appropriate usage of the SystemVerilog language features," said Surrendra Dudani, Synopsys Scientist and a member of the Accellera SystemVerilog Technical Committee. "It is a much-needed guide to more fully capitalize on the many benefits offered by SystemVerilog Assertions." The Accellera SystemVerilog Technical Committee is responsible for maintaining and extending the SystemVerilog language for assertion support.

"This book introduces the concepts and importance of assertion-based verification, and then goes into great depth on how to write both simple and complex assertions," said Stuart Sutherland, consultant for Sutherland HDL, Inc. and author of the book SystemVerilog for Design. "Hundreds of examples illustrate the proper usage of SystemVerilog assertions. These examples serve as a cookbook of assertions that can be applied to a variety of designs."

The SystemVerilog Assertions Handbook explains the various syntax and nuances of the language in an easy-to-read manner with many examples. Using a synchronous, first in, first out (FIFO) design example, the authors demonstrate how assertions are used throughout all phases of the design process. Phases covered include system-level definition, architectural and verification plans, RTL and testbench designs, and formal verification concepts.

"The authors have created an excellent source for mastering the art of assertion-based specification," said Harry D. Foster, chief methodologist at Jasper Design Automation and chairman of the Accellera Formal Verification Technical Committee. "They provide clear explanations and relevant examples throughout the book, including actual results using several commercial electronic design automation software tools."

[ 本帖最后由 vertyang 于 2006-7-10 21:16 编辑 ]

etian

where is other parts? Please.

zlhrsy

where is other parts? Please.

xqsnaily

为什么只有目录？？？？？

vertyang

Nothing else. I download this from its web pages, and only this.
If someone has the whole, pls upload!

liuiang

这种说明性的，，怎么可以收钱呢？？

yangyuf

楼主怎么这样忽悠人啊

abcde12

太感谢你了.............

pedro888

thanks for your information................
thanks.......

abcde12

where is other parts? Please