|
发表于 2009-9-2 13:54:04
|
显示全部楼层
Verilog-A is an industry standard modeling language for analog circuits. It is the continuous-time subset of Verilog-AMS.
Verilog-A was created out of a need to standardize the Spectre behavioral language in face of competition from VHDL(an IEEE standard), which was absorbing analog capability from otherlanguages (e.g. MAST). Open Verilog International (OVI, the body thatoriginally standardized Verilog) agreed to support the standardization,provided that it was part of a plan to create Verilog-AMS — a singlelanguage covering both analog and digital design. Verilog-A was anall-analog subset of Verilog-AMS that was the first phase of the project.
Unfortunately, there was considerable delay between the first Verilog-A LRM and the full Verilog-AMS,and in that time Verilog moved to the IEEE, leaving Verilog-AMS behindat Accellera. Hence, the original goal of a single language standard isstill to be achieved. |
|