在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1755|回复: 3

请教:RF 接收PIN上ESD保护

[复制链接]
发表于 2009-7-30 11:09:13 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
请教:RF 接收PIN上ESD 设计时,发现IO BUFF的电源噪声如通过IO BUFF电路串扰到RF信号上去的话,影响非常大,该如何考虑这个问题。RF输入为0.18um, W=400um, l=0.18um的MOS管,如果不用ESD IO BUFF?在wafer切割和封装时不会有问题吗?
发表于 2009-7-30 11:29:09 | 显示全部楼层
What is "IO BUFF"?
ESD protection is critical and necessary, it is better to use ESD protection IO pad designed by experts in this area but you can also design your own. The IO ESD pad will influence the chip "yield" but I think it has nothing to do with package issues.
Last week I sent a chip to be fabricated and the IO ESD pad was under my own design. However I don't expect it will have good performance but I have no choice.
 楼主| 发表于 2009-7-30 14:37:26 | 显示全部楼层

the noise effect of Power supplier for ESD protection circuits

Thanks for your reply.
ESD IO Buff is the ESD protection circuits.  
My question is the noise effect from the poer supplier for ESD protect circuits. I worry about the power supplier of the ESD protection circuits will crosstalk into the RF signal through ESD protection circuits.
发表于 2011-5-22 21:28:39 | 显示全部楼层
I meet with this question,too
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-21 01:18 , Processed in 0.027061 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表