[ebook]Networks-on-Chips: Theory and Practice

pipiw

[size=120%]Networks-on-Chips: Theory and Practice (Embedded Multi-core Systems

                               
登录/注册后可看大图

)
By Fayez Gebali, Haytham Elmiligi, Mohamed Watheq El-Kharashi

• Publisher:   CRC
• Number Of Pages:   389
• Publication Date:   2009-03-25
• ISBN-10 / ASIN:   1420079786
• ISBN-13 / EAN:   9781420079784

Product Description:

This book addresses many challenging topics related to the NoC research area. It starts by studying 3D NoC architectures and progresses to a discussion of NoC resource allocation, processor traffic modeling, and formal verification. NoC protocols are examined at different layers of abstraction. Also, several emerging research issues in NoC are highlighted in this book, such as NoC Quality of Service (QoS), testing and verification methodologies, NoC security requirements, and real-time monitoring. The book also tackles power and energy issues in NoC-based designs, as power constraints are currently considered among the bottlenecks that limit embedding more processing elements on a single chip.

baiyingli17

thanks  好书顶起

scsdyxf

顶起

CNC

狂顶1111111111111111！！！！！！！！！1

damingmingming

thanks  好书顶起

armmips

Thanks for sharing

armmips

Thanks for sharing

lextoo

非常感谢楼主。好好回复，支持。

kkk123kkk

Networks-on-Chips: Theory and Practice (Embedded Multi-core Systems )
is a very good book!!

signallv

This book addresses many challenging topics related to the NoC researcharea. It starts by studying 3D NoC architectures and progresses to adiscussion of NoC resource allocation, processor traffic modeling, and formal verification.NoC protocols are examined at different layers of abstraction. Also,several emerging research issues in NoC are highlighted in this book,such as NoC Quality of Service (QoS), testing and verification methodologies, NoC security requirements, and real-time monitoring. The book also tackles power and energy issues in NoC-based designs, as power constraints are currently considered among the bottlenecks that limit embedding more processing elements on a single chip.