互连新书 Design.of.Cost.Efficient.Interconnect.Processing.Units.Spidergon.STNoC

chibijia

Marcello Coppola, Miltos D. Grammatikakis, Riccardo Locatelli, Giuseppe Maruccia, Lorenzo Pieralisi, "Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC"
CRC | ISBN: 1420044710 | September 17, 2008 | 288 pages | PDF | 4.2MB

Written by leading experts in the field, Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC comprehensively examines the current state-of-the-art and future trends in multiprocessor system-on-chip (MPSoC), in particular network-on-chip (NoC) design. Incorporating simple methods with easy-to-understand examples, this book considers a wealth of important theoretical and practical topics, such as technological deep sub-micron effects, generic NoC components, topological properties, embeddings of common communication patterns, and system-level design. A complementary CD-ROM features a practical NoC training approach based on the award-winning OCCN environment

armmips

Thanks for sharing

armmips

Thanks for sharing

wenson31

谢谢分享。

startostardalia

reeeeeeeeeeeeeeeeeeeeeeeee

startostardalia

gggggggggoooooooooooooooooooodddddddddddddd

zjmarrow

thanks

jliou1234

Need to refer this data part 1.

jliou1234

Need to refer this data part 2.

junnalei

thank a lot