|
|
马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
3篇paper
1.PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design
2.Design of High Frequency Dividers for Frequency Synthesis
3.Analysis of Timing Jitter in CMOS Ring Oscillators
3篇thesis
1.Low-Noise Local Oscillator Design Techniques using a DLL-based Frequency Multiplier for Wireless 2.ApplicationsLow-Phase-Noise, Low-Timing-Jitter Design Techniques for Delay Cell Based VCOs and Frequency Synthesizers
3.Design Techniques for High Performance Intgrated Frequency Synthesizers for Multi-standard Wireless Communication Applications
5个PPT(介绍略) |
|
/1 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2009-3-18 13:58:47
楼主
