在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 19753|回复: 155

synopsys physical compiler training培训教程

 关闭 [复制链接]
发表于 2009-2-16 12:49:29 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
synopsys physical compiler training培训教程,刚搜了一下,应该没有上载过。 PC_Training.ZIP (3.65 MB, 下载次数: 859 )
头像被屏蔽
发表于 2009-2-16 14:13:29 | 显示全部楼层
提示: 作者被禁止或删除 内容自动屏蔽
发表于 2009-2-16 16:44:33 | 显示全部楼层
3ks3ks
 楼主| 发表于 2009-2-17 08:45:07 | 显示全部楼层
顶!!!!!!!!!!
发表于 2009-2-19 02:40:23 | 显示全部楼层
Thanks for sharing
发表于 2009-2-19 02:43:43 | 显示全部楼层
Thanks for sharing
发表于 2009-2-19 03:41:27 | 显示全部楼层
Thanks for sharing
发表于 2009-2-19 04:47:16 | 显示全部楼层
Physical Compiler, a key component of Synopsys’ Physical Synthesis solution, enables register-transfer level (RTL) designers to deliver the highest-performance circuits in the shortest time. By unifying synthesis and placement, Physical Compiler offers designers predictable timing closure - from RTL to placed-gates - for their most complex designs. Its proven interfaces to third-party routers allow it to easily plug into an existing design flow. Built upon the industry-standard Design Compiler™, Physical Compiler works seamlessly with Synopsys’ power, datapath, test and DesignWare® solutions. Physical Compiler is being widely adopted by the design community with multiple tapeouts attributed to it. Physical Compiler is enabling customers’ to meet their time to market requirements with significant performance and productivity gains. Leading ASIC vendors have also announced design kit support for Physical Compiler and are using placement handoff to quickly close on designs.
发表于 2009-2-23 15:42:00 | 显示全部楼层
eetopeetop
发表于 2009-2-25 14:39:33 | 显示全部楼层
没钱
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-1-9 23:10 , Processed in 0.029759 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表