TI OpAmp Speed and Accuracy Improvement

linquln

TI_OpAmp_Speed_and_Accuracy_Improvement.rar (1.76 MB, 下载次数: 265 )

2008-11-12 09:08 上传

点击文件名下载附件
TI_OpAmp_Speed_and_Accuracy_Improvement

OPERATIONAL AMPLIFIER SPEED AND ACCURACY IMPROVEMENT Analog Circuit Design with Structural
Methodology
by
Vadim V. Ivanov
Texas Instruments, Inc.
and
Igor M. Filanovsky
University of Alberta
Contents
Preface ix
Notations xiii
1. Introduction 1
1.1 Organization of the book 3
1.2 Analog design steps and tools 5
1.3 Modern analog processes 8
1.4 Trends and requirements of the OpAmp design 9
1.5 Essential parameters of bipolar and MOS transistors. 11
1.5.1 Bipolar transistor 11
1.5.2 MOS transistor 16
2. Structural design methodology 21
2.1 Consider good circuits only 22
2.2 System description and analysis with signal flow graphs 24
2.3 Frequency stability in the multiloop system 27
2.4 Elementary building cells 29
2.5 Summary 34
3. Biasing 37
3.1 PTAT biasing circuits 38
3.2 MOS gm-matching biasing 42
3.3 Negative-TC and zero-TC current generators 45
3.4 Current mirrors and sources 49
3.5 Subregulated biasing 53
3.6 Low-noise bootstrap charge pump 55
3.7 Start-up circuits 57
4. OpAmp gain structure, frequency compensation and stability 59
4.1 Voltage and current gain boost 65
4.2 Frequency compensation 70
4.3 Rail-to-rail IO OpAmp structure 77
5. Input stage 83
5.1 Rail-to-rail input stages with stable gm 86
5.2 CMRR/PSRR improvement 88
5.3 Trimming techniques 93
5.4 Offset and temperature drift trimming 96
5.5 Input protection 99
6. Intermediate amplification stages 103
6.1 Floating current source 105
6.2 Current mirrors of the folded cascode 108
6.3 Direct voltage gain boost in folded cascode 112
6.4 Voltage gain boost utilizing current mirrors 114
6.5 Voltage follower 116
7. Class AB output stage 119
7.1 Class AB stage structure 121
7.2 Generation and improvement of class AB circuits 126
8. Special functions 133
8.1 Startup and shutdown 133
8.2 Temperature shutdown 136
8.3 Output current limiting 138
8.4 Slew rate enhancement 141
8.5 Overload recovery 146
9. From structure to circuit 149
9.1 General considerations of transistor sizing and biasing 151
9.2 Design step one: input and output devices and currents 154
9.3 Folded cascode 158
9.4 Class AB output stage 161
9.5 Gain boost and folded cascode current source 168
9.6 Biasing 171
9.7 Finale of the amplifier design

mmic1978

:Q :Q

fntlem

thanks

dl23

xie xie

xwcwc1234

thanks

fireworker

thank you very much :victory: :victory: :victory: :victory:

mycelldevice

kan kan kan kan kan

zhqhxj123

Thank you

zdb5910

看目录，好文章，值得一看

oexb25

:)