在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 8037|回复: 15

《Tradeoffs and Optimization in Analog CMOS Design》

[复制链接]
发表于 2008-11-4 23:48:43 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
那位兄弟有这本书啊 谢谢


http://as.wiley.com/WileyCDA/WileyTitle/productCd-0470031360.html
        AnalogCMOS integrated circuits are in widespread use for communications,entertainment, multimedia, biomedical, and many other applications thatinterface with the physical world. Although analog CMOS design isgreatly complicated by the design choices of drain current, channelwidth, and channel length present for every MOS device in a circuit,these design choices afford significant opportunities for optimizingcircuit performance.This book addresses tradeoffs and optimization of device andcircuit performance for selections of the drain current, inversioncoefficient, and channel length, where channel width is implicitlyconsidered. The inversion coefficient is used as a technologyindependent measure of MOS inversion that permits design freely inweak, moderate, and strong inversion.
This book details the significant performance tradeoffsavailable in analog CMOS design and guides the designer towards optimumdesign by describing:
  • An interpretation of MOS modeling for the analog designer,motivated by the EKV MOS model, using tabulated hand expressions andfigures that give performance and tradeoffs for the design choices ofdrain current, inversion coefficient, and channel length; performanceincludes effective gate-source bias and drain-source saturationvoltages, transconductance efficiency, transconductance distortion,normalized drain-source conductance, capacitances, gain and bandwidthmeasures, thermal and flicker noise, mismatch, and gate and drainleakage current
  • Measured data that validates the inclusion of importantsmall-geometry effects like velocity saturation, vertical-fieldmobility reduction, drain-induced barrier lowering, and inversion-levelincreases in gate-referred, flicker noise voltage
  • In-depth treatment of moderate inversion, which offers lowbias compliance voltages, high transconductance efficiency, and goodimmunity to velocity saturation effects for circuits designed inmodern, low-voltage processes
  • Fabricated design examples that include operationaltransconductance amplifiers optimized for various tradeoffs in DC andAC performance, and micropower, low-noise preamplifiers optimized forminimum thermal and flicker noise
  • A design spreadsheet, available at the book web site, that facilitates rapid, optimum design of MOS devices and circuits
Tradeoffs and Optimization in Analog CMOS Design is the firstbook dedicated to this important topic. It will help practicing analogcircuit designers and advanced students of electrical engineering builddesign intuition, rapidly optimize circuit performance during initialdesign, and minimize trial-and-error circuit simulations.

                       
                              
   
发表于 2008-11-22 00:28:34 | 显示全部楼层
wo zai tu shu guan pai dui deng zhe ben shu dou deng le liang ge yue le, hao xin ren shang chuan xia a
发表于 2009-5-30 18:18:19 | 显示全部楼层
这书不错啊
发表于 2009-5-30 23:55:51 | 显示全部楼层
good book, i am looking forward to take it!
发表于 2009-9-5 14:42:35 | 显示全部楼层
我由 啊!
发表于 2009-9-5 14:45:22 | 显示全部楼层
论坛也有下啊 !
发表于 2009-9-5 14:50:31 | 显示全部楼层
发表于 2010-6-14 10:02:17 | 显示全部楼层
这本是好书,绝对的好书。。


支持支持
发表于 2010-9-3 00:07:23 | 显示全部楼层
thank very much
发表于 2010-9-3 00:54:56 | 显示全部楼层
thank you brother.
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-25 06:16 , Processed in 0.030106 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表