在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 11840|回复: 7

Xilinx Virtex-5 FPGA的DCI问题

[复制链接]
发表于 2008-10-29 21:57:27 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
在Xilinx Virtex-5 FPGA中Bank1和Bank2是没有专用的DCI控制VRN和VRP管脚,但是在用户手册上说是可以通过DCI级联来实现Bank1和Bank2的DCI
这种通过级联来实现Bank1和Bank2的DCI具体应该怎么做?
 楼主| 发表于 2008-11-3 15:03:32 | 显示全部楼层
自己顶!
请达人赐教啊
发表于 2010-9-7 10:53:44 | 显示全部楼层
想知道
发表于 2010-10-12 18:59:39 | 显示全部楼层
TI EETOP社区免费在线视频,还可获取积分兑换!
发表于 2011-2-28 21:45:09 | 显示全部楼层




    我也遇到同样的问题。手册中只说同列中相邻bank,可以使用DCI级联。看手册中关于同列、相邻bank的定义没说清楚。还有差分和单短的连接方式有没有区别也没说清楚。
发表于 2011-12-31 14:44:23 | 显示全部楼层
1. DCI CASCADE is only supported in Virtex-5 (the newest Virtex family as of the creation of this Answer Record).
2. DCI CASCADE is enabled by putting the following constraint in the design constraint file (.ucf file).
a. Config DCI_CASCADE = "master_bank_number slave1_bank number slave2_bank_number ?";
3. DCI banks cascaded together must be in the same column.
4. DCI compatibility rules apply across all DCI CASCADED banks. For example:
a. Same VCCO on all cascaded banks if applicable.
b. Same VREF on all cascaded banks if applicable.
c. No more than one I/O standard using Split Termination across cascaded banks.
d. No more than one I/O standard using Single Termination across cascaded banks.
e. Please refer to Chapter 6 of the user guide for a completed understanding of all DCI related compatibility banking rules.
5. DCI banks cascaded together must be consecutive (no bank skipping is allowed).
6. Banks 1 & 2 can only be used as slave banks since there are no VRP & VRN pins available for these two banks.
7. DCI CASCADE cannot across bank 0 which is located in between band 1 & 2 in the center column.
8. DCI CASCADE cannot across Clock Management Tiles (CMT) which are located in between bank 3 & 4 and bank 4 & 6 in the center column for some Virtex-5 devices (NOTE: ISE 9.2i or older version may miss this hardware limitation).
9. There must be at least one DCI I/O (even a dummy one) instantiated in the master bank, and this DCI I/O must require the use of VRP and VRN reference resistors for DCI termination referencing.
10. NOTE: For a complete understanding on all DCI and DCI CASCADE related rules, please consult Chapter 6 of the latest Virtex-5 User Guide and the latest software constraint guide.
11. When running bitgen via a command line or script, it is required to include the .pcf file. The .PCF file is read into bitgen to include DCI_CASCADE attributes. This is the default attribute for bitgen, but the .pcf must be present.希望对大家有帮助
发表于 2014-2-13 00:15:59 | 显示全部楼层
楼上解答
发表于 2014-2-13 08:47:22 | 显示全部楼层
学习了
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-16 15:49 , Processed in 0.066721 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表