|
发表于 2013-3-15 10:10:52
|
显示全部楼层
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 3, MARCH 2005
A 10-Gb/s CMOS Clock and Data Recovery Circuit With an Analog Phase Interpolator
Rainer Kreienkamp, Ulrich Langmann, Senior Member, IEEE, Christoph Zimmermann, Takuma Aoyama, and Hubert Siedhoff |
|