2008.07book_Digital VLSI Design with Verilog_A Textbook from Silicon...

kissshenzhu

Publisher: Springer
Number Of Pages: 540
Publication Date: 2008-07-01
ISBN-10 / ASIN: 1402084455
ISBN-13 / EAN: 9781402084454
Product Description:
This unique textbook is structured as a step-by-step course of study along the lines of a VLSI IC design project.

In a nominal schedule of 12 weeks, two days and about 10 hours per week, the entire verilog language is presented, from the basics to everything necessary for synthesis of an entire 70,000 transistor, full-duplex serializer - deserializer, including synthesizable PLLs.

Digital VLSI Design With Verilog is all an engineer needs for in-depth understanding of the verilog language: Syntax, synthesis semantics, simulation, and test. Complete solutions for the 27 labs are provided on the accompanying CD-ROM. For a reader with access to appropriate electronic design tools, all solutions can be developed, simulated, and synthesized as described in the book.

A partial list of design topics includes design partitioning, hierarchy decomposition, safe coding styles, back-annotation, wrapper modules, concurrency, race conditions, assertion-based verification, clock synchronization, and design for test.

Coverage of specific devices includes basic discussion and exercises on flip-flops, latches, combinational logic, muxes, counters, shift-registers, decoders, state machines, memories (including parity and ECC), FIFOs, and PLLs. Verilog specify blocks, with their path delays and timing checks, also are covered.

kaoruzhu

不全，才220页。

tangerui

没关系，先看看再说

u571

不全，才220页。

lufeng21cn

study,thanks a lot

freelion

非常好,很有用,谢谢啦

hang1

unclebearbear

very very very good book !

cotterie

谢谢了。

danzy_oliver

谢谢楼上的兄弟!