|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
美资公司 LSI-Agere 上海研发中心诚聘ASIC,Analog,Backend Place&Route,Product,Test工程师(内部推荐,成功机会更高)
公司研发中心位于上海徐家汇高级写字楼,薪水待遇优厚,部分人员有出国培训机会。
因公司发展需要,急聘存储和网络通讯领域以下职位(部分职位要求有所更新,digital,analog IC空缺职位较多 )。
有意者请将中英文简历发送至:asic_tapeout@hotmail.com
注:本人不是上海、杭州、南京、北京地区的高校毕业生,请大家不必担心简历投给熟人或同学手上的尴尬.
#############################################################################################################################
1. Requisition Number : 07-2863
Job Title : Analog IC Design Engineer
Country : China (CH)
State/Province/County : Shanghai
City : Shanghai
Requirements/Qualifications (Education) : Functional/Industry Knowledge
Required:
- Minimum of 3-7 years Analog IC Design experience in a product development environment
- Perform transistor level, analog and mixed signal integrated circuit design of various cells and blocks
- Proven Analog IC Design skills
- Proven experimental skills and lab/bench expertise
- Strong written and verbal communication skills in both Mandarin and English
Desired:
- Past experience in PLL, High speed serial and deserial circuit.
Education/Certifications
Required Degree: BS
Preferred Degree: MS
Preferred Major: Electrical Engineering or related discipline
We value the diversity of our people. LSI is an Equal Opportunity Employer
Job Description : Job Responsibilities:
Duties will include working within a Product Development Team to create (design, layout, and evaluate) new circuit architectures, and to modify existing circuit architectures, verify functionality of designs, prepare and present Design Reviews to internal groups and external customers, write technical reports, attend technical conferences in the areas of data storage and advanced IC design.
#######################################################################################################
Requisition Number : 08-3280
Job Title : Analog IC Design Engineer
Department Name : Read Channel Design and Integration
Country : China (CH)
State/Province/County : Shanghai
City : Shanghai
Requirements/Qualifications (Education) : Required Skills:
? Must be familiar with design concepts and architectures for complex analog signal processing functions including data conversion, switched-capacitor circuits, op-amps, pre-amps, comparators, filters, voltage and current references, phase-locked loops and their application to specific products.
? Experience in circuit design and layout of CMOS, BiCMOS or Bipolar silicon technologies as well as participation leading the development of IC projects is required.
? Experience with spice simulation and IC design CAD tools.
? Hard Disk Drive IC design experience is a plus.
Required Education:
? A minimum of a Masters degree in Electrical Engineering. PhD and/or 3 – 5 years of experience may qualify the candidate for consideration of a 8 or 10 grade level
Responsibilities:
Analog IC Design Engineers work closely with the design team and are responsible for developing design specifications, circuit topologies, performing circuit design, and proving out designs by simulation for storage IC’s from initial concept / specification through final verification of conformance to customer specifications. It also includes preparing block diagrams, schematics, simulation results and design analysis. Evaluate and help characterize prototype units. In addition support marketing in establishing custom IC requirements and providing estimation of new product development cycle time as well as participating in design review and technical discussion. Background should demonstrate good problem solving skills as well as strong intuitive ability and expert communication skills.
Job Description : Position Description:
A qualified applicant for this position would be responsible for transistor level design and development as well as the modification, validation and evaluation of block architecture and/or the entire IC for hard disk drive applications. The position includes working with a design team including other Analog Designers, System Architects, Test Engineers, and Product Engineers to define, architect, and design CMOS PHY/SerDes IC’s utilized in the mass storage industry.
Full Time - Regular Employee
#############################################################################################################################
Requisition Number : 08-2961
Job Title : Digital IC Design Engineer
Country : China (CH)
State/Province/County : Shanghai
City : Shanghai
Requirements/Qualifications (Education) :
Job Qualifications:
- Communicate effectively within a global business environment (must be proficient in both spoken and written English)
- Experience in logic design, synthesis, static timing analysis, and verification
- Experience with ASIC EDA tools used in synthesis, simulation, static timing analysis, and formal verification
- Experience in developing simulation and verification test benches
- Knowledge of Verilog/VHDL design languages
- Excellent technical troubleshooting and demonstrated problem solving skills
- Must be willing to follow a structured design approach including design for reuse and provide thorough design documentation
Education/Certifications:
Required Degree: BS
Preferred Degree: MS or PhD
Preferred Major: Microelectronics, Electrical Engineering or related discipline
Job Description : Position Description:
A read channel and hard-disk controller SoC digital IC design engineer's duties include working within a highly motivated product development team to create, modify and verify high speed digital integrated circuits. You will support the cross functional team in taking our concepts through to high volume production and assist us in becoming the market leaders in this Mass Storage (hard disk drive) industry.
Job Responsibilities:
- Working with a Architecture/Algorithm Development Team to finalize system architecture for optimal implementation of digital signal processing algorithms, including architectural definition and tradeoffs, die size estimation.
- Digital logic design, verilog coding, logic synthesis, both RTL and gate level verification, formal verification and static timing analysis.
- Perform some transistor level high speed digital integrated circuit design various cells and blocks within custom chips for the hard disk drive industry. Examples of cells and blocks include multiplexers, adders, multipliers, dividers, specific functional macro blocks,
- Work very closely with physical design engineers from floorplan through final parasitic extraction to ensure smallest area and highest performance possible.
#############################################################################################################################
Requisition Number : 08-3117
Job Title : Verification Engineer
Country : China (CH)
State/Province/County : Shanghai
City : Shanghai
Requirements/Qualifications (Education) : Functional/Industry Knowledge:
Required:
- Minimum of 2-6 years ASIC Verification experience in a product development environment
- Proven ASIC Design Verification skills
- Fluent in Verilog for design verification
- Experience with Specman or System Verilog
- Knowledge of data and telecommunication networking(TDM/IP/ATM/Ethernet)
- Experience with one or more scripting languages: awk, Perl, python
- Superior debugging skills for large ASIC designs
- Strong written and verbal communication skills
- Adaptable to evolving customer requirements
Desired:
- Past experience in a lead position giving guidance to other engineers
- Experience with C/C++
Education/Certifications:
Required Degree: BS
Preferred Degree: MS
Preferred Major: Electrical Engineering or related discipline
Job Description : Job Responsibilities
Duties will include working within a Product Development Team to develop reusable block-level and
ASIC testbenches using HVL. Develop new ASIC verification environments to support ASIC
development. Maintain existing ASIC verification environments. Review RTL architectural and
implementation specifications. Create stimulus drivers, monitors, dataflow models, and test plans to
verify function and performance of advanced multiprotocol networking ASICs. Define and develop
application tests required to verify ASICs meet functional and performance goals. Define and
implement functional coverage plans. Define and implement code coverage plans. Develop testing and
regression methodologies for new verification flow. Coordinate test plan implementation and
regressions with remote team. Incorporate reusability into all aspects of the verification environment.
Develop/maintain/enhance environment tools/scripts/makefiles. |
|