在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 4750|回复: 25

【Springer 2006 新书】 Interconnect Noise Optimization in Nanometer Technologies

[复制链接]
发表于 2008-5-31 14:15:32 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
part1

Interconnect Noise Optimization in Nanometer Technologies.part1.rar

4.77 MB, 下载次数: 258 , 下载积分: 资产 -3 信元, 下载支出 3 信元

 楼主| 发表于 2008-5-31 14:16:25 | 显示全部楼层
part2

Interconnect Noise Optimization in Nanometer Technologies.part2.rar

411.05 KB, 下载次数: 172 , 下载积分: 资产 -2 信元, 下载支出 2 信元

 楼主| 发表于 2008-5-31 14:17:11 | 显示全部楼层
介绍:
About this book
Interconnect has become the dominating factor in determining system performance in nanometer technologies. This book is dedicated to this important subject. The primary purpose of this monograph is to provide insight and intuition into layout analysis and optimization for interconnect in high speed, high complexity integrated circuits.


In this monograph, the effects of wire size, spacing between wires, wire length, coupling length, load capacitance, rise time of the inputs, place of overlap (near driver or receiver side), frequency, shields, direction of the signals, and wire width for both the aggressors and the victim wires on system performance and reliability is thoroughly investigated. Also, parameters like driver strength has been considered as several recent studies considered the simultaneous device and interconnect sizing. Crosstalk noise, as well as the impact of coupling on aggressor delay is analyzed. The pulse width of the crosstalk noise, which is of similar importance for circuit performance as the peak amplitude, is also analyzed. We have considered more parameters that can affect the signal integrity and presented practical intensive simulation results.


This book brings together a wealth of information previously scattered throughout the literature, presenting a range of CAD algorithms and techniques for synthesizing and optimizing interconnect. The practical aspects of the algorithms and models are explained with sufficient detail.

It deeply investigates the most two effective parameters in layout optimization, spacing and shield insertion, that can affect both capacitive and inductive noise. Noise models needed for layouts with multi-layer multi-crosscoupling segments are investigated. Different post-layout optimization techniques are explained with complexity analysis and benchmarks tests are provided.

Written for:
CAD engineers, IC designers, reference work for graduate students

Keywords:
Algorithms
Interconnect
Shield insertion
Wire spacing
 楼主| 发表于 2008-5-31 14:18:45 | 显示全部楼层
发表于 2008-5-31 19:27:24 | 显示全部楼层
thanks for your information..........................
thanks..........................................................
发表于 2008-6-2 06:02:15 | 显示全部楼层
xiexie
发表于 2008-6-3 01:49:59 | 显示全部楼层
好好学习
发表于 2008-6-3 01:51:16 | 显示全部楼层
再次好好学习
发表于 2008-6-5 00:16:12 | 显示全部楼层
收了收了
发表于 2008-6-5 09:08:05 | 显示全部楼层
Thanks your share!

Thanks!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-5 20:49 , Processed in 0.025779 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表