|
楼主 |
发表于 2008-5-25 00:05:23
|
显示全部楼层
1、EE141 :Introduction to Digital Integrated Circuits
介绍:
Topics covered: - Design metrics: delay, power, cost robustness.
- Operation and modeling of CMOS Devices
- Device current-voltage characteristics for manual and SPICE analysis
- Circuit simulation, SPICE
- Static CMOS inverter: voltage-transfer characteristics
- Advanced device parameters, process variations and scaling
- Layout design rules
- Layout editing, Cadence Virtuoso
- Schematic entry, Cadence Analog Artist
- CMOS Inverter: Dynamic behavior, equivalent resistances, propagation delay
- MOS transistor capacitances
- IC interconnect
- Interconnect capacitance and resistance
- Circuit extraction, checking
- Standard complementary CMOS combinatorial logic gates
- Propagation delay, capacitance, voltage dependence
- Optimization for speed, method of logical effort
- Standard and datapath cells, Euler diagrams
- Ratioed logic, pseudo-NMOS logic
- Pass-transistor logic
- Dynamic and domino logic styles
- Sequential logic: Flip-flops, latches, registers, multivibrators
- Clocking and timing
- Clock distribution, timing analysis
- Driving interconnect, buffer design
- Digital building blocks: Adders, multipliers, shifters
- Memory design
- SRAM DRAM Flash
- Course project: 64x32 SRAM block design. A large (14,000 transistor) circuit block is designed for minimum area and delay while meeting a set of defined constraints (noise margins and capacitances)
- Logic gates: hardware laboratory
[ 本帖最后由 savageboy 于 2008-5-25 00:20 编辑 ] |
|