在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜全文
查看: 7393|回复: 37

好书推荐:Digital Circuit Design with an Introduction to CPLDs and FPGAs

[复制链接]
发表于 2008-3-26 22:05:29 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
Digital Circuit Design with an Introduction to CPLDs and FPGAs
Steven T. Karris
Editor
Orchard Publications
© 2005 Orchard Publications.
All rights reserved. Printed in the United States of America. No part of this publication may be reproduced or distributed in any form or by any means, or stored in a data base or retrieval system, without the prior written permission of the publisher.
Direct all inquiries to Orchard Publications,
Product and corporate names are trademarks or registered trademarks of Xilinx, Inc., Altera, Inc. Cypress Semiconductor, Lattice, Inc., and Atmel, Inc. They are used only for identification and explanation, without intent to infringe.
Library of Congress Cataloging-in-Publication Data
Library of Congress Control Number (LCCN) 2005929326
Copyright TX 5-612-942
0974423963
ISBN: 0974423955
Disclaimer
The author has made every effort to make this text as complete and accurate as possible, but no warranty is implied. The author and publisher shall have neither liability nor responsibility to any person or entity with respect to any loss or damages arising from the information contained in this text.


[ 本帖最后由 i_test 于 2008-3-28 14:48 编辑 ]
 楼主| 发表于 2008-3-26 22:10:22 | 显示全部楼层
1 and 2

Digital Circuit Design with an Introduction to CPLDs and FPGAs.part01.rar

1.39 MB, 下载次数: 71 , 下载积分: 资产 -2 信元, 下载支出 2 信元

Digital Circuit Design with an Introduction to CPLDs and FPGAs.part02.rar

1.39 MB, 下载次数: 71 , 下载积分: 资产 -2 信元, 下载支出 2 信元

回复 支持 反对

使用道具 举报

 楼主| 发表于 2008-3-26 22:13:11 | 显示全部楼层
3 and 4

Digital Circuit Design with an Introduction to CPLDs and FPGAs.part03.rar

1.39 MB, 下载次数: 35 , 下载积分: 资产 -2 信元, 下载支出 2 信元

Digital Circuit Design with an Introduction to CPLDs and FPGAs.part04.rar

1.39 MB, 下载次数: 36 , 下载积分: 资产 -2 信元, 下载支出 2 信元

回复 支持 反对

使用道具 举报

 楼主| 发表于 2008-3-26 22:14:42 | 显示全部楼层
5 and 6

Digital Circuit Design with an Introduction to CPLDs and FPGAs.part05.rar

1.39 MB, 下载次数: 37 , 下载积分: 资产 -2 信元, 下载支出 2 信元

Digital Circuit Design with an Introduction to CPLDs and FPGAs.part06.rar

1.25 MB, 下载次数: 42 , 下载积分: 资产 -2 信元, 下载支出 2 信元

回复 支持 反对

使用道具 举报

 楼主| 发表于 2008-3-26 22:16:28 | 显示全部楼层
Contents
Preface............................................................................................................................................6
Chapter 1: Common Number Systems and Conversions Overview......................................8
Overview..................................................................................................................................8
1.1 Decimal, Binary, Octal, and Hexadecimal Systems............................................................8
1.2 Binary, Octal, and Hexadecimal to Decimal Conversions................................................10
1.3 Decimal to Binary, Octal, and Hexadecimal Conversions................................................11
1.4 Binary-Octal-Hexadecimal Conversions...........................................................................14
1.5 Summary..........................................................................................................................16
1.6 Exercises..........................................................................................................................17
1.7 Solutions to End-of-Chapter Exercises.............................................................................21
Chapter 2: Operations in Binary, Octal, and Hexadecimal Systems....................................22
Overview................................................................................................................................22
2.1 Binary System Operations.................................................................................................22
2.2 Octal System Operations...................................................................................................24
2.3 Hexadecimal System Operations......................................................................................26
2.4 Complements of Numbers.................................................................................................28
2.5 Subtraction with Tens- and Twos-Complements...............................................................31
2.6 Subtraction with Nines- and Ones-Complements.............................................................33
2.7 Summary..........................................................................................................................35
2.8 Exercises..........................................................................................................................36
Chapter 3: Sign Magnitude and Floating Point Arithmetic.....................................................45
Overview................................................................................................................................45
3.1 Signed Magnitude of Binary Numbers..............................................................................45
3.2 Floating Point Arithmetic..................................................................................................46
3.3 Summary..........................................................................................................................52
3.4 Exercises..........................................................................................................................53
Chapter 4: Binary Codes.............................................................................................................57
Overview................................................................................................................................57
4.1 Encoding..........................................................................................................................57
4.2 The American Standard Code for Information Interchange (ASCII) Code.......................62
4.3 The Extended Binary Coded Decimal Interchange Code (EBCDIC)...............................64
4.4 Parity Bits..........................................................................................................................64
4.5 Error Detecting and Correcting Codes..............................................................................65
4.6 Cyclic Codes.....................................................................................................................66
4.7 Summary..........................................................................................................................69
4.8 Exercises..........................................................................................................................71
Chapter 5: Fundamentals of Boolean Algebra.........................................................................73
Overview................................................................................................................................73
5.1 Basic Logic Operations.....................................................................................................73
5.2 Fundamentals of Boolean Algebra....................................................................................73
5.3 Truth Tables.......................................................................................................................74
5.4 Summary..........................................................................................................................76
5.5 Exercises..........................................................................................................................77
Chapter 6: Minterms and Maxterms..........................................................................................80
Overview................................................................................................................................80
6.1 Minterms..........................................................................................................................80
6.2 Maxterms.........................................................................................................................81
6.3 Conversion from One Standard Form to Another.............................................................82
6.4 Properties of Minterms and Maxterms..............................................................................83
6.5 Summary..........................................................................................................................87
6.6 Exercises..........................................................................................................................88
Chapter 7: Combinational Logic Circuits..................................................................................92
Overview................................................................................................................................92
7.1 Implementation of Logic Diagrams from Boolean Expressions.......................................92
7.2 Obtaining Boolean Expressions from Logic Diagrams.....................................................98
7.3 Input and Output Waveforms............................................................................................99
7.4 Karnaugh Maps...............................................................................................................101
7.5 Design of Common Logic Circuits.................................................................................109
7.6 Summary........................................................................................................................135
7.7 Exercises........................................................................................................................136
Chapter 8: Sequential Logic Circuits.......................................................................................152
Overview..............................................................................................................................152
8.1 Introduction to Sequential Circuits.................................................................................152
8.2 Set-Reset (SR) Flip Flop.................................................................................................152
8.3 Data (D) Flip Flop...........................................................................................................156
8.4 JK Flip Flop....................................................................................................................157
8.5 Toggle (T) Flip Flop........................................................................................................158
8.6 Flip Flop Triggering........................................................................................................159
8.7 Edge-Triggered Flip Flops..............................................................................................159
8.8 Master/Slave Flip Flops..................................................................................................160
8.9 Conversion from One Type of Flip Flop to Another.......................................................161
8.10 Analysis of Synchronous Sequential Circuits...............................................................164
8.11 Design of Synchronous Counters..................................................................................171
8.12 Registers.......................................................................................................................176
8.13 Ring Counters...............................................................................................................180
8.14 Ring Oscillators.............................................................................................................183
8.15 Summary.......................................................................................................................183
8.16 Exercises......................................................................................................................186
Chapter 9: Memory Devices.....................................................................................................201
Overview..............................................................................................................................201
9.1 Random-Access Memory (RAM)...................................................................................201
9.2 Read-Only Memory (ROM)............................................................................................203
9.3 Programmable Read-Only Memory (PROM).................................................................206
9.4 Erasable Programmable Read-Only Memory (EPROM)................................................207
9.5 Electrically-Erasable Programmable Read-Only Memory (EEPROM)..........................207
9.6 Flash Memory.................................................................................................................207
9.7 Memory Sticks................................................................................................................208
9.8 Cache Memory................................................................................................................208
9.9 Virtual Memory...............................................................................................................209
9.10 Scratch Pad Memory.....................................................................................................210
9.11 Summary.......................................................................................................................210
9.12 Exercises......................................................................................................................211
Chapter 10: Advanced Arithmetic and Logic Operations......................................................214
Overview..............................................................................................................................214
10.1 Computers Defined.......................................................................................................214
10.2 Basic Digital Computer System Organization and Operation.......................................215
10.3 Parallel Adder................................................................................................................217
10.4 Serial Adder...................................................................................................................218
10.5 Overflow Conditions.....................................................................................................219
10.6 High-Speed Addition and Subtraction...........................................................................222
10.7 Binary Multiplication....................................................................................................224
10.8 Binary Division.............................................................................................................226
10.9 Logic Operations of the ALU........................................................................................227
10.10 Other ALU Functions..................................................................................................228
10.11 Summary.....................................................................................................................228
10.12 Exercises.....................................................................................................................229
Chapter 11: Introduction to Field Programmable Devices...................................................237
Overview..............................................................................................................................237
11.1 Programmable Logic Arrays (PLAs).............................................................................237
11.2 Programmable Array Logic (PAL)................................................................................241
11.3 Complex Programmable Logic Devices (CPLDs)........................................................242
11.4 Field Programmable Gate Arrays (FPGAs)...................................................................266
11.5 FPGA Block Configuration-Xilinx FPGA Resources...................................................278
11.6 The CPLD versus FPGA Trade-Off..............................................................................284
11.7 What is Next..................................................................................................................285
11.8 Summary.......................................................................................................................287
11.9 Exercises......................................................................................................................288
回复 支持 反对

使用道具 举报

发表于 2008-3-31 20:08:37 | 显示全部楼层
很好啊!!!!!!!!!!!!!!!
回复 支持 反对

使用道具 举报

头像被屏蔽
发表于 2008-4-1 11:23:47 | 显示全部楼层
提示: 作者被禁止或删除 内容自动屏蔽
回复 支持 反对

使用道具 举报

头像被屏蔽
发表于 2008-4-1 11:26:44 | 显示全部楼层
提示: 作者被禁止或删除 内容自动屏蔽
回复 支持 反对

使用道具 举报

头像被屏蔽
发表于 2008-4-1 11:28:10 | 显示全部楼层
提示: 作者被禁止或删除 内容自动屏蔽
回复 支持 反对

使用道具 举报

头像被屏蔽
发表于 2008-4-1 11:29:59 | 显示全部楼层
提示: 作者被禁止或删除 内容自动屏蔽
回复 支持 反对

使用道具 举报

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-10-14 03:51 , Processed in 0.024928 second(s), 5 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表