在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
12
返回列表 发新帖
楼主: 小小xxl

PFD型PLL设计遇到的问题

[复制链接]
 楼主| 发表于 2009-11-23 23:59:34 | 显示全部楼层


恩,就是啊。我也觉得是这样子的!呵呵,哪就先这样认为算了!哈哈
发表于 2010-1-26 10:59:26 | 显示全部楼层
best book has good option on this
发表于 2010-7-12 08:54:43 | 显示全部楼层
http://www.google.com.hk/search?sourceid=chrome&ie=UTF-8&q=PFD+PLL+theoryPhase Frequency Detectors (PFD)
The phase detector generates the error signal required in the feedback loop of the synthesizer. The majority of PLL ASICs use a circuit called a Phase Frequency Detector (PFD) similar to the one shown in Figure 6. Compared with mixers or XOR gates, which can only resolve phase differences in the +/- p range, the PFD can resolve phase differences in the +/- 2p range or more (typically “frequency difference” is used to describe a phase difference of more than 2p, hence the term “phase frequency detector.” This circuit shortens transient switching times and performs the function in a simple and elegant digital circuit.

                               
登录/注册后可看大图


The PFD compares the reference signal Fr with that of the divided down VCO signal (Fvco/N) and activates the charge pumps based on the difference in phase between these two signals. The operational characteristics of the phase detector circuitry can be broken down into three modes: frequency detect, phase detect, and phase locked mode. When the phase difference is greater than ±2p, the device is considered to be in frequency detect mode. In frequency detect mode the output of the charge pump will be a constant current (sink or source, depending on which signal is higher in frequency.)
The loop filter integrates this current and the result is a continuously  hanging control voltage applied to the VCO. The PFD will continue to operate in this mode until the phase error between the two input signals drops below 2p.
发表于 2010-7-12 08:55:47 | 显示全部楼层
http://www.google.com.hk/search?sourceid=chrome&ie=UTF-8&q=PFD+PLL+theoryPhase Frequency Detectors (PFD)
The phase detector generates the error signal required in the feedback loop of the synthesizer. The majority of PLL ASICs use a circuit called a Phase Frequency Detector (PFD) similar to the one shown in Figure 6. Compared with mixers or XOR gates, which can only resolve phase differences in the +/- p range, the PFD can resolve phase differences in the +/- 2p range or more (typically “frequency difference” is used to describe a phase difference of more than 2p, hence the term “phase frequency detector.” This circuit shortens transient switching times and performs the function in a simple and elegant digital circuit.

                               
登录/注册后可看大图


The PFD compares the reference signal Fr with that of the divided down VCO signal (Fvco/N) and activates the charge pumps based on the difference in phase between these two signals. The operational characteristics of the phase detector circuitry can be broken down into three modes: frequency detect, phase detect, and phase locked mode. When the phase difference is greater than ±2p, the device is considered to be in frequency detect mode. In frequency detect mode the output of the charge pump will be a constant current (sink or source, depending on which signal is higher in frequency.)
The loop filter integrates this current and the result is a continuously  hanging control voltage applied to the VCO. The PFD will continue to operate in this mode until the phase error between the two input signals drops below 2p.
发表于 2010-7-12 09:55:00 | 显示全部楼层
不错!
发表于 2012-12-27 11:28:56 | 显示全部楼层
我想请问一个问题,对于环路滤波器的带宽有没有参考的确认方法或者公式来计算一个带宽值!
发表于 2015-11-10 20:35:11 | 显示全部楼层
看看吧
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-16 21:16 , Processed in 0.019273 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表