在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
收藏本版 (138) |订阅

后端资料区 今日: 0|主题: 5783|排名: 6 

[讨论] model in hspice boby5419696 2013-10-18 22663 quhuaibo 2018-5-17 20:33
中国IC设计公司名(很全) attachment  ...23456..11 liuhongyu0414 2009-3-13 10136141 ameny 2018-5-17 16:09
Cadence数字后端教程.zip attachment  ...23456 stefanieshen 2008-10-29 5510941 Desingman 2018-5-17 15:40
[求助] calibre 的runset文件 cj.ipxzerg 2010-7-4 88498 raga21 2018-5-17 10:05
关于Cadence virtuoso Layout Editer的一些实用技巧.rar attachment  ...234 bsb3166 2009-9-17 346706 watereva2 2018-5-17 03:14
[讨论] model in hspice boby5419696 2013-10-18 28315 quhuaibo 2018-5-16 18:43
[资料] Hspice 中文教程集合 attachment  ...2 cadencesynopsys 2012-1-30 163883 quhuaibo 2018-5-16 07:02
[求助] calibre如何转换TEXT层 juediaixiaobao 2013-1-25 11620 quhuaibo 2018-5-15 20:08
系统时序基础理论 attachment yixiu0000 2009-5-27 82307 songzhihe66 2018-5-12 10:48
[资料] DC概论总结 attach_img  ...23 redp 2013-2-1 207747 yaof12 2018-5-9 10:26
[资料] tcl教程 attachment  ...2 wwei10619 2010-11-2 103507 xdongxie 2018-5-8 18:12
[资料] soc encounter 入门教程 attachment  ...23 shuimu888 2013-11-3 284995 xuguishuang 2018-5-8 10:17
全球半导体300mmFab 晶圆厂一览 attachment  ...23 azhao 2009-12-4 204349 lovelyjerry 2018-5-7 14:06
[求助] 求数字后端全套工具 cxs1982 2011-1-17 93688 llh1119 2018-5-6 22:01
Circuit Simulation and Analysis with HSPICE attachment  ...23456..9 yumin21 2006-7-12 8516627 Desingman 2018-5-6 21:07
[资料] Tree Structured Arithmetic Circuit by using different CMOS Logic terabot 2011-2-28 42037 Desingman 2018-5-6 20:49
[资料] FPGA预备课程 attachment yueluofenghen 2010-2-25 41978 Desingman 2018-5-6 20:31
NANO-CMOS DESIGN FOR MANUFACTURABILILTY attachment  ...2 mynameiswtx 2009-3-24 143393 Desingman 2018-5-6 20:06
Advanced Formal Verification attachment qhl0222_cn 2009-6-21 32313 Desingman 2018-5-6 19:59
Verilog Coding for Logic Synthesis attachment qhl0222_cn 2009-6-21 51993 Desingman 2018-5-6 18:59
集成电路测试.ppt attachment  ...234 kellygu 2006-12-6 358209 Desingman 2018-5-6 17:48
[资料] 上海12月数字IC职位信息 KT胡运旺 2010-12-13 23833 Desingman 2018-5-6 16:25
CMOS工艺及版图设计 attachment  ...2345 yun0903 2009-4-23 407440 lespomme 2018-5-6 13:56
UC,Berkeley. CMOS Baseline Process attachment  ...2 tworoom 2009-7-2 113459 Desingman 2018-5-3 22:23
cell_design_tutorial attachment  ...2 我是浪子 2006-6-26 155081 Desingman 2018-5-3 22:17
[求助] cadence在Ubuntu下,不可以做RCX吗?还是我缺了什么东西?请指教 huangshuyan 2010-9-29 22241 Desingman 2018-5-3 22:01
University of California 的synthesis 教程 attachment ava 2008-5-13 42240 Desingman 2018-5-3 21:59
DDR2 SDRM SPEC attachment  ...2 wlyneuq 2008-12-29 114958 Desingman 2018-5-3 21:38
[求助] 谁有T$MC 0.35 3.3V I/O库 shifu 2010-5-14 31993 Desingman 2018-5-3 21:37
[原创] 原理性的知识,LOGIC EFFORT attachment yilaijia 2010-3-15 52473 Desingman 2018-5-3 21:34
Solutions for analysis design of analog IC design_Gray attachment wangjianping 2007-7-11 42531 Desingman 2018-5-3 21:25
cadence docmentation attachment  ...234 zlhrsy 2006-8-6 317833 Desingman 2018-5-3 18:43
FPGA 设计流程介绍 attachment coken 2008-12-29 22135 Desingman 2018-5-3 18:33
前端代码到后端版图的流程 attachment  ...23456..10 bxwl 2008-12-4 9213825 jaja65 2018-5-3 02:14
[转贴] 《不可不知的嵌入式工程师经验》(经典转载) jijingshanlin 2012-9-25 73264 my_pigger 2018-5-2 10:58
下一页 »

快速发帖

还可输入 120 个字符
您需要登录后才可以发帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-1 09:15 , Processed in 0.023044 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
返回顶部 返回版块