在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
收藏本版 (101) |订阅

IC验证资料 今日: 4 |主题: 3636|排名: 7 

[资料] 很好的OVM入门材料 attachment  ...234 guanzixin 2012-8-9 308035 火凤凰 2018-8-14 14:00
[资料] Doulos OVM&VMM 黄金手册 attachment taotaogou 2012-8-21 74584 火凤凰 2018-8-14 13:53
[资料] JTAG电路设计规范 attachment  ...2 hxyufei 2012-11-10 113836 e1046895359 2018-8-13 14:53
[资料] Perl经典书籍打包附上 attachment  ...23 formyideal 2012-10-4 226045 zgsz168 2018-8-12 21:12
[资料] Digital Design : Reducing timing overhead attachment shubh_ic 2012-9-4 42070 火凤凰 2018-8-12 15:38
[资料] Cummings : Verilog 2001 attachment shubh_ic 2012-9-5 11363 火凤凰 2018-8-12 15:35
[资料] Verilog : Blocking - Non blocking explained attachment shubh_ic 2012-9-5 31816 火凤凰 2018-8-12 15:33
[资料] Verilog-Design-Examples attachment shubh_ic 2012-9-5 42149 火凤凰 2018-8-12 15:31
[资料] Verilog : Golden reference guide attachment shubh_ic 2012-9-5 43218 火凤凰 2018-8-12 15:26
[资料] ASIC 课程设计报告 attachment bobo1982 2012-9-6 42738 火凤凰 2018-8-12 15:19
[资料] LVDS 系统电路板设计指南 attachment  ...23 mason2012 2012-9-11 216911 火凤凰 2018-8-12 15:17
[资料] 断言与形式验证最新OVL2.6 attachment 飞扬紫百合 2012-9-26 83222 火凤凰 2018-8-12 15:07
[资料] PSL语言最新标准IEEE Std 1850-2012-06 attachment  ...2 飞扬紫百合 2012-9-27 103794 火凤凰 2018-8-12 15:05
[资料] ust course attachment gems6406 2012-10-8 11716 火凤凰 2018-8-12 14:49
[资料] UVM 1.1c Reference Implementation-- uvm-1.1c.tar.gz attachment rickyice 2012-10-10 62230 火凤凰 2018-8-12 14:46
[资料] Verilog HDL attachment 越光飞扬 2012-10-11 22121 火凤凰 2018-8-12 14:44
[资料] 高级验证方法学(中文版)(by mentor) attachment  ...2 guo555long 2012-10-25 113406 火凤凰 2018-8-12 14:34
[资料] Systemverilog For Verification (Springer-2006) attachment guo555long 2012-10-25 42058 火凤凰 2018-8-12 14:31
[资料] 完整的数字设计 attachment hxyufei 2012-11-10 32115 火凤凰 2018-8-12 14:07
[资料] soc学习资料 attachment 越光飞扬 2012-11-19 13801 火凤凰 2018-8-12 14:04
[资料] tcl 安装工具 attachment lazioprocn 2013-2-20 62470 火凤凰 2018-8-12 13:02
[资料] ise-14.2 破解文件 attachment  ...234 lazioprocn 2013-2-20 3411392 火凤凰 2018-8-12 13:01
[资料] Synthesizing Hardware from a State Diagram attachment shubh_ic 2013-2-22 11531 火凤凰 2018-8-12 12:59
[资料] Synchronous Finite-State Machine Designs attachment shubh_ic 2013-2-22 23260 火凤凰 2018-8-12 12:58
[资料] The One Hot Technique in Finite-State Machine Design attachment shubh_ic 2013-2-22 12139 火凤凰 2018-8-12 12:56
[资料] Describing Combinational and Sequential Logic using Verilog HDL attachment shubh_ic 2013-2-22 11996 火凤凰 2018-8-12 12:55
[资料] 2012 SystemVerilog Standard attachment guantou 2013-2-26 52296 火凤凰 2018-8-12 12:54
[资料] NC常用命令.doc attachment heiwen_zhang 2013-3-2 32059 火凤凰 2018-8-12 12:47
[资料] Introduction to Petri Nets attachment shubh_ic 2013-3-3 11473 火凤凰 2018-8-12 12:46
[资料] 学systemverilog必备IEEE_Standard_for_SystemVerilog(1800™-2012) attachment  ...2 freedos 2013-3-8 144541 火凤凰 2018-8-12 12:44
[资料] SystemVerilog UVM等资料共享和交流 attachment tommy_song 2013-3-9 33012 火凤凰 2018-8-12 12:42
[资料] CMOS 模拟集成电路 设计与仿真罗广孝 编 attachment wongdy 2013-3-16 42072 火凤凰 2018-8-12 12:27
[资料] The design of cmos radio frequence integrated circuit attachment wongdy 2013-3-23 11645 火凤凰 2018-8-12 11:37
[资料] Cadence Tutorial 4 Simulating a Schematic with Verilog-XL attachment wongdy 2013-3-24 52739 火凤凰 2018-8-12 11:28
[资料] CMOS 两级运算放大器设计与HSPICE 仿真 attachment wongdy 2013-3-24 42637 火凤凰 2018-8-12 10:13
下一页 »

快速发帖

还可输入 120 个字符
您需要登录后才可以发帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-17 13:27 , Processed in 0.024924 second(s), 9 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
返回顶部 返回版块