在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 12426|回复: 51

[资料] Essentials of Electronic Testing for Digital VLSI Circuits

[复制链接]
发表于 2010-5-11 18:07:34 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
《Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits》
(Frontiers in Electronic Testing Volume 17) (Frontiers in Electronic Testing)

【原书作者】: Michael L. Bushnell(Rutgers University), Vishwani D. Agrawal(Bell Labs, Lucent Technologies.)
【ISBN 】: 0792379918
【页数 】:712
【开本 】 :
【出版社】 :KLUWER ACADEMIC PUBLISHERS
【出版日期】:2002
【文件格式】:PDF
【封面附图】:

【摘要或目录】:
Book Description
Today's electronic design and test engineers deal with several types of subsystems, namely, digital, memory, and mixed-signal, each requiring different test and design for testability methods. This book provides a careful selection of essential topics on all three types of circuits. The outcome of testing is product quality, which means `meeting the user's needs at a minimum cost.' The book includes test economics and techniques for determining the defect level of VLSI chips. Besides being a textbook for a course on testing, it is a complete testability guide for an engineer working on any kind of electronic device or system or a system-on-a-chip.

The book consists of:
Part I: Introduction, Test Process and ATE, Test Economics and Product Quality, Fault Modeling;
Part II: Logic and Fault Simulation, Testability Measures, Combinatorial ATPG, Sequential ATPG, Memory Test, dsp-Based Analog Test, Model-Based Analog Test, Delay Test, IDDQ Test;
Part III: DFT and Scan Design, BIST, Boundary Scan, Analog Test Bus, System Test and Core-Based Design, Future Testing;
Appendices: Cyclic Redundancy Code Theory, Primitive Polynomials, Books on Testing; Bibliography: over 700 entries.

Book Info
Provides a careful selection of essential topics on the three types of circuits, digital, memory, and mixed signal. A basic textbook for a course on testing and a testability guide for practicing engineers, with a bibliography of over 700 entries. DLC: Integrated circuits.

Table of contents
Preface. About the Authors.
I: Introduction to Testing.
1. Introduction.
2. VLSI Testing Process and Test Equipment.
3. Test Economics and Product Quality.
4. Fault Modeling.

II: Test Methods.
5. Logic and Fault Simulation.
6. Testability Measures.
7. Combinational Circuit Test Generation.
8. Sequential Circuit Test Generation.
9. Memory Test. 10. DSP-Based Analog and Mixed-Signal Test.
11. Model-Based Analog and Mixed-Signal Test.
12. Delay Test. 13. IDDQ Test.

III: Design for Testability.
14. Digital DFT and Scan Design.
15. Built-In Self-Test.
16. Boundary Scan Standard.
17. Analog Test Bus Standard.
18. System Test and Core-Based Design.
19. The Future of Testing.

Appendix
A: Cyclic Redundancy Code Theory.
B: Primitive Polynomials of Degree 1 to 100.
C: Books on Testing. Bibliography.
Index.
发表于 2010-5-11 21:32:08 | 显示全部楼层
thanks
发表于 2010-5-16 21:42:52 | 显示全部楼层
感謝!!!
发表于 2010-5-16 22:13:59 | 显示全部楼层
附件在哪里呢?怎么下载没看到?
发表于 2010-5-16 23:07:59 | 显示全部楼层
下载在那里呢?
赫赫!
谢谢!
发表于 2010-8-19 10:43:43 | 显示全部楼层
这本书很好
发表于 2010-8-19 13:18:54 | 显示全部楼层
good, thanks.
发表于 2010-8-19 13:20:11 | 显示全部楼层
good, thanks.
发表于 2010-8-19 13:21:15 | 显示全部楼层
good, thanks.
发表于 2010-8-28 06:11:40 | 显示全部楼层
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-26 18:44 , Processed in 0.028792 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表