在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 3620|回复: 6

[活动] 免费!!Digital IC Design and Verification培训

[复制链接]
发表于 2010-2-10 09:24:02 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 du_du404 于 2010-2-23 14:08 编辑

Digital IC Design and Verification

天津滨海集成电路设计服务中心将于2010310-11日举办Cadence公司设计定制课程“Digital IC Design and Verification”培训,以帮助IC工程师进一步全面系统地理解IC设计概念与方法和EDA工具的应用。培训将采用Cadence公司相关领域的培训教材,并由Cadence公司资深工程师主讲,培训方式以讲课和实验穿插进行。

Overview
This course covers 2 part of digital IC: Design and Verification.
The first part of this course is an introduction of digital IC design. It gives guidelines on how to set up good coding style for RTL design and how to write RTL for design for different level,from module level to SoC level.
The second part of this course is an introduction to the Incisive Plan-to-Closure Methodology (IPCM). IPCM defines how to perform a verificaiton process by going through plan, execute, measure and react process. It also introduces how to perform the process automatically.This 2 day course shows you how to write hdl code from module to SoC level design. It also provides guidance and practice to perform a coverage-driven-verification process automatically.

Objectives

In this course, you will:

Learn how to set up coding style for RTL.

Apply the coding style to module-level and SoC-level design

Learn how to check coding style

Learn a typical verification flow of from plan to closure

Learn to implemente the verification process automatically

Course Outline


Day 1

Module Level RTL design

RTL Coding Style and rule check

System-On-a-Chip Design


Day 2

Verification Methodology

Verification Plan

Verification Execute

Verification Measure

Verification React

Verification Process Management

Audience Profile


Design Engineers & Verification Engineers

At least one of the SystemC, VHDL, and verilog languages SystemVerilog Language and Application
Basic digital IC design, simulation, verification knowledge

Synopsys Tools Used

ncisive® DesignTeam Simulator

培训日期:2010310-2010311(食宿自理)
上课时间:上午930-1130  下午100-430
名额限制:16
地点:天津开发区第四大街80号天大科技园A12
联系人:赵先生
电话:66211352
传真:(+862266211339
E-mail
zhaozh@bicds.org
 楼主| 发表于 2010-2-11 14:22:53 | 显示全部楼层
自己顶了!
发表于 2010-2-12 17:45:32 | 显示全部楼层
嗯,不错,呵呵
 楼主| 发表于 2010-2-23 14:08:36 | 显示全部楼层
免费的!!
发表于 2010-2-25 15:22:29 | 显示全部楼层
免费没啥好东西,估计又是入门级的
发表于 2010-3-17 21:28:18 | 显示全部楼层
基本上是Cadence的广告秀。。。
发表于 2020-4-21 23:23:42 | 显示全部楼层
thanks
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-27 12:17 , Processed in 0.047214 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表