|
发表于 2010-11-16 20:57:18
|
显示全部楼层
[img]Sorry I can't key in Simplified Chinese
You may refer to TSMC reference flows, that is most advanced ASIC design flow
Be able to handle
10+ millions instances SOC designs
hierarchical planning and analysis
DFT knowledge and deal with boundary scan, core test, memory bist, compression scan chains
DFM knowledge and deal with metal density, dummy metal fill, virtual CMP to timing, lithography & routing
handles Low Power , power off, voltage frequency scheduling with multi-corner, multi-mode
handles Signal integrity, crosstalk & electron migration issues
handles power spec. to floorplan, i.e. voltage drop, power noise, SSO, decoupling cap, well tap etc.
handles on-chip variations, with gated clocks, and state-retantion filpflops
handles special circuits, such as analog, high frequency or RF, DDR, differential pair signal
If you are good at above topics, you may start to implement TCL or C (with APIs) to deal your own back-end problems, refer to most CAD labs research topics in the university.[/img]
请问什么样得电路才算是10+millions呢?比如手机baseband chip 算不算?目前比较流行得LTE芯片呢?这些是不是10+millions ?
望知情人解惑! |
|