在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 8746|回复: 41

[资料] [eBook] Springer,.Embedded.System.Design.(2006).DDU.pdf

[复制链接]
发表于 2010-9-14 00:57:19 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Springer,.Embedded.System.Design.(2006).DDU.pdf
2010-09-14_015554.jpg

Springer,.Embedded.System.Design.(2006).DDU.pdf

3.54 MB, 下载次数: 233 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2010-9-14 11:19:28 | 显示全部楼层
thanks!
发表于 2010-9-19 07:51:08 | 显示全部楼层
很多感谢
发表于 2010-9-22 03:26:04 | 显示全部楼层
thanks for sharing!
发表于 2010-9-22 14:41:05 | 显示全部楼层
So poor, I support you.
发表于 2010-9-22 14:48:38 | 显示全部楼层
1. INTRODUCTION 1
1.1 Terms and scope 1
1.2 Application areas 5
1.3 Growing importance of embedded systems 8
1.4 Structure of this book 9
2. SPECIFICATIONS 13
2.1 Requirements 13
2.2 Models of computation 16
2.3 StateCharts 18
2.3.1 Modeling of hierarchy 19
2.3.2 Timers 23
2.3.3 Edge labels and StateCharts semantics 24
2.3.4 Evaluation and extensions 26
2.4 General language characteristics 27
2.4.1 Synchronous and asynchronous languages 27
2.4.2 Process concepts 28
2.4.3 Synchronization and communication 28
2.4.4 Specifying timing 29
2.4.5 Using non-standard I/O devices 30
2.5 SDL 30
2.6 Petri nets 36
2.6.1 Introduction 36
2.6.2 Condition/event nets 40
2.6.3 Place/transition nets 40
2.6.4 Predicate/transition nets 42
2.6.5 Evaluation 44
2.7 Message Sequence Charts 44
2.8 UML 45
2.9 Process networks 50
2.9.1 Task graphs 50
2.9.2 Asynchronous message passing 53
2.9.3 Synchronous message passing 55
2.10 Java 58
2.11 VHDL 59
2.11.1 Introduction 59
2.11.2 Entities and architectures 60
2.11.3 Multi-valued logic and IEEE 1164 62
2.11.4 VHDL processes and simulation semantics 69
2.12 SystemC 73
2.13 Verilog and SystemVerilog 75
2.14 SpecC 76
2.15 Additional languages 77
2.16 Levels of hardware modeling 79
2.17 Language comparison 82
2.18 Dependability requirements 83
3. EMBEDDED SYSTEM HARDWARE 87
3.1 Introduction 87
3.2 Input 88
3.2.1 Sensors 88
3.2.2 Sample-and-hold circuits 90
3.2.3 A/D-converters 91
3.3 Communication 93
3.3.1 Requirements 94
3.3.2 Electrical robustness 95
3.3.3 Guaranteeing real-time behavior 96
3.3.4 Examples 97
3.4 Processing Units 98
3.4.1 Overview 98
3.4.2 Application-Specific Circuits (ASICs) 100
3.4.3 Processors 100
3.4.4 Reconfigurable Logic 115
3.5 Memories 118
3.6 Output 120
3.6.1 D/A-converters 121
3.6.2 Actuators 122
4. EMBEDDED OPERATING SYSTEMS,
MIDDLEWARE, AND SCHEDULING 125
4.1 Prediction of execution times 126
4.2 Scheduling in real-time systems 127
4.2.1 Classification of scheduling algorithms 128
4.2.2 Aperiodic scheduling 131
4.2.3 Periodic scheduling 135
4.2.4 Resource access protocols 140
4.3 Embedded operating systems 143
4.3.1 General requirements 143
4.3.2 Real-time operating systems 144
4.4 Middleware 148
4.4.1 Real-time data bases 148
4.4.2 Access to remote objects 149
5. IMPLEMENTING EMBEDDED SYSTEMS:
HARDWARE/SOFTWARE CODESIGN 151
5.1 Task level concurrency management 153
5.2 High-level optimizations 157
5.2.1 Floating-point to fixed-point conversion 157
5.2.2 Simple loop transformations 159
5.2.3 Loop tiling/blocking 160
5.2.4 Loop splitting 163
5.2.5 Array folding 165
5.3 Hardware/software partitioning 167
5.3.1 Introduction 167
5.3.2 COOL 168
5.4 Compilers for embedded systems 177
5.4.1 Introduction 177
5.4.2 Energy-aware compilation 178
5.4.3 Compilation for digital signal processors 181
5.4.4 Compilation for multimedia processors 184
5.4.5 Compilation for VLIW processors 184
5.4.6 Compilation for network processors 185
5.4.7 Compiler generation, retargetable compilers & design space exploration 185
5.5 Voltage Scaling and Power Management 186
5.5.1 Dynamic Voltage Scaling 186
5.5.2 Dynamic power management (DPM) 189
5.6 Actual design flows and tools 190
5.6.1 SpecC methodology 190
5.6.2 IMEC tool flow 191
5.6.3 The COSYMA design flow 194
5.6.4 Ptolemy II 195
5.6.5 The OCTOPUS design flow 196
6. VALIDATION 199
6.1 Introduction 199
6.2 Simulation 200
6.3 Rapid Prototyping and Emulation 201
6.4 Test 201
6.4.1 Scope 201
6.4.2 Design for testability 202
6.4.3 Self-test programs 205
6.5 Fault simulation 206
6.6 Fault injection 207
6.7 Risk- and dependability analysis 207
6.8 Formal Verification 209
发表于 2010-9-22 21:32:52 | 显示全部楼层
thanks
发表于 2010-9-22 22:18:33 | 显示全部楼层
感謝大大的分享喔~
发表于 2010-9-22 22:28:57 | 显示全部楼层
感谢大大的分享喔~
发表于 2010-9-24 11:35:03 | 显示全部楼层
Thanks
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-20 07:02 , Processed in 0.023423 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表