在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 25267|回复: 123

(Kluwer) Reuse Methodology Manual for System-on-a-Chip Designs (3rd Ed.)

[复制链接]
发表于 2007-8-9 05:11:41 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Reuse Methodology Manual for System-on-a-Chip Designs

作者 Michael Keating  Pierre Bricaud

"Reuse Methodology Manual for System-on-a-Chip Designs, Third Edition"outlines a set of best practices for creating reusable designs for usein an SoC design methodology. These practices are based on the authors'experience in developing reusable designs, as well as the experience ofdesign teams in many companies around the world. Silicon and tooltechnologies move so quickly that many of the details ofdesign-for-reuse will undoubtedly continue to evolve over time. But thefundamental aspects of the methodology described in this book havebecome widely adopted and are likely to form the foundation of chipdesign for some time to come. Development methodology necessarilydiffers between system designers and processor designers, as well asbetween DSP developers and chipset developers. However, there is acommon set of problems facing everyone who is designing complex chips.In response to these problems, design teams have adopted a block-baseddesign approach that emphasizes design reuse. Reusing macros (sometimescalled "cores") that have already been designed and verified helps toaddress all of the problems above. However, in adopting reuse-baseddesign, design teams have run into a significant problem. Reusingblocks that have not been explicitly designed for reuse has oftenprovided little or no benefit to the team. The effort to integrate apre-existing block into new designs can become prohibitively high, ifthe block does not provide the right views, the right documentation,and the right functionality. From this experience, design teams haverealized that reuse-based design requires an explicit methodology fordeveloping reusable macros that are easy to integrate into SoC designs.This manual focuses on describing these techniques.
 楼主| 发表于 2007-8-9 05:15:32 | 显示全部楼层
1,2,3部分。

[ 本帖最后由 pjing57 于 2007-8-9 05:16 编辑 ]

(Kluwer) Reuse Methodology Manual for System-on-a-Chip Designs (3rd Ed.).part1.rar

1.91 MB, 下载次数: 588 , 下载积分: 资产 -2 信元, 下载支出 2 信元

(Kluwer) Reuse Methodology Manual for System-on-a-Chip Designs (3rd Ed.).part2.rar

1.91 MB, 下载次数: 466 , 下载积分: 资产 -2 信元, 下载支出 2 信元

(Kluwer) Reuse Methodology Manual for System-on-a-Chip Designs (3rd Ed.).part3.rar

550.14 KB, 下载次数: 400 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2007-8-13 00:07:41 | 显示全部楼层
thanks a lot.....you aweson.....
发表于 2007-8-13 00:10:06 | 显示全部楼层
btw , good version with full bookmarks in adobe reader......
发表于 2007-8-25 13:13:56 | 显示全部楼层
逼着我回啊!!!!
发表于 2007-8-25 13:16:28 | 显示全部楼层
还不够分!!!!!!!!!!再来........
发表于 2007-9-4 14:59:57 | 显示全部楼层
yue lai yue neng gan jue dao zhe ge wang zhan de hao chu le!
发表于 2007-9-9 14:16:28 | 显示全部楼层
看看,谢谢了!
发表于 2007-9-9 14:18:07 | 显示全部楼层
确实好书,顶!
发表于 2007-9-10 14:35:34 | 显示全部楼层
支持下~~~~
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-18 00:50 , Processed in 0.022968 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表