Morgan Kaufmann - Asic & Fpga Verification

wadezhu

ASIC AND FPGA VERIFICATION: A GUIDE TO COMPONENT MODELING

CHAPTER 1 INTRODUCTION TO BOARD-LEVEL VERIFICATION
CHAPTER 2 TOUR OF A SIMPLE MODEL
CHAPTER 3 VHDL PACKAGES FOR COMPONENT MODELS
CHAPTER 4 AN INTRODUCTION TO SDF
CHAPTER 5 ANATOMY OF A VITAL MODEL
CHAPTER 6 MODELING DELAYS
CHAPTER 7 VITAL TABLES
CHAPTER 8 TIMING CONSTRAINTS
CHAPTER 9 MODELING COMPONENTS WITH REGISTERS
CHAPTER 10 CONDITIONAL DELAYS AND TIMING CONSTRAINTS
CHAPTER 11 NEGATIVE TIMING CONSTRAINTS
CHAPTER 12 TIMING FILES AND BACKANNOTATION
CHAPTER 13 ADDING TIMING TO YOUR RTL CODE
CHAPTER 14 MODELING MEMORIES
CHAPTER 15 CONSIDERATIONS FOR COMPONENT MODELING
CHAPTER 16 MODELING COMPONENT-CENTRIC FEATURES
CHAPTER 17 TESTBENCHES FOR COMPONENT MODELS

googdhacker

千万不能沉呀！！！！！！！

hwwei

feichanghao

小哥1900

收下了！！谢谢！！

risccpu

good, thanks

edalover

kankan

pkf690801

thanks

windsorfuck2

看看先！

windsorfuck2

回复 7# edalover


    thanks