|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
ABSTRACTImportant design considerations require that multi-clock designs be carefully constructed atClock Domain Crossing (CDC) boundaries. This paper details some of the latest strategies andbest known methods to address passing of one and multiple signals across a CDC boundary.Included in the paper are techniques related to CDC verification and an interesting 2-deep FIFOdesign for passing multiple control signals between clock domains. Although the design methodsdescribed in the paper can be generally implemented using any HDL, the examples are shownusing efficient SystemVerilog techniques.
Hope it is helpful |
|