在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 40669|回复: 261

【Springer 2008 新书】Low-Power High-Speed ADCs for Nanometer CMOS Integration

[复制链接]
发表于 2008-7-17 09:28:42 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Low-Power High-Speed ADCs for Nanometer CMOS Integration_resize.jpg
Low-Power High-Speed ADCs for Nanometer CMOS Integration

Series: Analog Circuits and Signal Processing
Cao, Zhiheng, Yan, Shouli

2008, XIV, 98 p., Hardcover
ISBN: 978-1-4020-8449-2


Printed on demand, usually dispatched between 3 to 5 days

About this book
Low-Power High-Speed ADCs for Nanometer CMOS Integration is about the design and implementation of ADC in nanometer CMOS processes that achieve lower power consumption for a given speed and resolution than previous designs, through architectural and circuit innovations that take advantage of unique features of nanometer CMOS processes. A phase lock loop (PLL) clock multiplier has also been designed using new circuit techniques and successfully tested.

1) A 1.2V, 52mW, 210MS/s 10-bit two-step ADC in 130nm CMOS occupying 0.38mm2. Using offset canceling comparators and capacitor networks implemented with small value interconnect capacitors to replace resistor ladder/multiplexer in conventional sub-ranging ADCs, it achieves 74dB SFDR for 10MHz and 71dB SFDR for 100MHz input.
2) A 32mW, 1.25GS/s 6-bit ADC with 2.5GHz internal clock in 130nm CMOS. A new type of architecture that combines flash and SAR enables the lowest power consumption, 6-bit >1GS/s ADC reported to date. This design can be a drop-in replacement for existing flash ADCs since it does require any post-processing or calibration step and has the same latency as flash.
3) A 0.4ps-rms-jitter (integrated from 3kHz to 300MHz offset for >2.5GHz) 1-3GHz tunable, phase-noise programmable clock-multiplier PLL for generating sampling clock to the SAR ADC. A new loop filter structure enables phase error preamplification to lower PLL in-band noise without increasing loop filter capacitor size.

Written for:
CMOS analog/RF design engineers, graduate students in the field of nanometer CMOS analog/RF circuit design

Keywords:
  • Analog-to-digital converters
  • Clock-multipliers
  • Deep-submicron CMOS
  • Nanometer CMOS
  • Phase-lock loop


[ 本帖最后由 benemale 于 2008-7-17 09:30 编辑 ]

Low-Power High-Speed ADCs for Nanometer CMOS Integration.rar

1.85 MB, 下载次数: 1531 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2008-7-17 09:33:04 | 显示全部楼层
第一时间
发表于 2008-7-17 09:38:35 | 显示全部楼层
thanks thanks
发表于 2008-7-17 09:42:25 | 显示全部楼层
楼主真是太强悍了,莫非真来自火星 ?!
发表于 2008-7-17 09:59:40 | 显示全部楼层
楼主真的很强大呀。可惜这个我用不着,但还是要顶!
发表于 2008-7-17 10:05:36 | 显示全部楼层
占个6楼
发表于 2008-7-17 10:15:44 | 显示全部楼层
谢谢了,收下了
发表于 2008-7-17 10:43:30 | 显示全部楼层

good!!!

good!!!good!!!good!!!
发表于 2008-7-17 11:55:35 | 显示全部楼层
good one !!!
发表于 2008-7-17 12:19:13 | 显示全部楼层

Good

A new book
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-15 20:55 , Processed in 0.025745 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表