|
楼主 |
发表于 2024-6-3 08:59:49
|
显示全部楼层
这个我已经找到答案了.
用voltus生成tech only的lib不准,所以才需要手动配置给fillercap指定cap值.
如果配合spectre和spice网表生成的std cell power grid lib才算准,和dc lib里面库match.
具体我都做了试验,数据如下: 112fF 和dc lib的120fF match, tech only 因为没考虑里面mos器件cap导致lib不准,所以才需要手动配置那个cell_decap_file, 结论是,voltus用std cell power grid lib就可以了.
4: VDD cap different (tech only40fF) (spice_gen_std_lib 112fF) vs (dc 120fF) ??
tech_pgv-----------------------------------------------------------------------------
FILLCAP128_A12TL40
VDD(1.1000) 4.08576e-16 TECH(65 taps)
VSS(0.0000) 4.08576e-16 TECH(65 taps)
Cell Type = DECOUPLING CAP Cell_Status: PASS
INFO: This is a decap cell.
INFO: This is a decap cell.
gen_std_lib_pgv---------------------------------------------------------------------
FILLCAP128_A12TL40
VDD(1.1000) 1.12237e-13 EARLY(65 taps) EM(65 taps) IR(65 taps)
VSS(0.0000) 1.12237e-13 EARLY(65 taps) EM(65 taps) IR(65 taps)
Cell Type = DECOUPLING CAP Cell_Status: PASS
INFO: This is a decap cell.
INFO: This is a decap cell.
dc_lib:---------------------------------------------------
capacitive_load_unit(1, pf);
cell(FILLCAP128_A12TL40) {
area : 40.8576 ;
cell_footprint : FILLCAP128 ;
user_function_class : FILLCAP ;
pin(VDD) {
capacitance : 0.119984 ;
direction : input ;
}
|
|