这两篇是书里的文章:
Design Challenges in High-Voltage ICs是Parasitic Substrate Coupling in High Voltage Integrated Circuits的pp 11–39
Parasitic MOS and Bipolar Transistors in CMOS ICs是How Transistor Area Shrank by 1 Million Fold的pp 67–72 How Transistor Area Shrank by 1 Million Fold.pdf(14.63 MB, 下载次数: 27 )