Synopsys University Courseware- SystemVerilog2020

smc1017 · 发表于 2023-5-25 23:37:07

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

×

Course on SystemVerilog for ASIC/FPGA Design & Simulation:

The Department of Electronic and Telecommunication Engineering at the University of Moratuwa, in collaboration with Synopsys Sri Lanka and Skill Surf, has started an 8-week course on “SystemVerilog for ASIC/FPGA Design & Simulation”. The course is designed to equip participants with The necessary skills and knowledge to contribute to the global innovations chain, especially in the era of “Smart Everything”.

The course covers digital design with SystemVerilog and emphasizes best practices that match the industry standards. Participants are given hands-on experience on SystemVerilog and Synopsys tools, thanks to our partnership with Synopsys. We are grateful for this partnership and the opportunity unity it provides for participants to gain practical experience with industry-standard tools.

huatiantian · 发表于 2023-5-26 08:47:04

kankankan

nidiya · 发表于 2023-5-26 09:01:18

感谢分享

student321 · 发表于 2023-5-26 22:01:30

kasdnsakdn

carl11223344 · 发表于 2023-5-26 22:28:04

Thanks for sharing

yzh123 · 发表于 2023-5-31 15:05:19

感谢分享

smc1017 · 发表于 2023-6-3 00:38:59

TCL-Synopsys

carl11223344 · 发表于 2023-6-3 08:34:39

Seldom Synopsys material and manual, require for more!

smc1017 · 发表于 2024-6-2 15:58:28

Commenting for better reach.

oxm01606@iaoss. · 发表于 2024-6-2 22:24:33

thanks

账号		自动登录	找回密码
密码			注册

[资料] Synopsys University Courseware- SystemVerilog2020

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

站长推荐 /1