|
|
马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
SCAN and JTAG Insertion
Week 1 Classes
- Design Structures
- Digital basics
- Verilog basics
- ASIC flow
- Chip Fabrication Process
- ATE Overview
- DFT Basics
- Design Environment Setup
- Linux commands
Week 2 Classes
- Fault Models and Test Types
- SCAN Design
- SCAN Models
- Types of Scan
- Coverage Metrics
- Scan Golden rules
- Analysis of DFT DRC
- DRC Fixing with examples
Week 3 Classes
- Full scan insertion and stitching without compression
- Generate test protocol files and understand
- Synthesis Scan inserted netlist
Week 4 Classes
- Basics/Need of Compression
- Compression techniques
- Scan insertion with compression
- On-chip clocking for at-speed testing
Week 5 Classes
- Hierarchical Scan Design
- Top-Down Scan Insertion
- Boundary scan basics
- Boundary scan cell operation in detail
- JTAG basics, operation, and state machine
|
-
-
Scan & JTAG insertion-Week 1(ChipEdge).pdf
1.58 MB, 下载次数: 163
, 下载积分:
资产 -2 信元, 下载支出 2 信元
Week1
-
-
Scan & JTAG insertion-Week 2(ChipEdge).pdf
1.19 MB, 下载次数: 149
, 下载积分:
资产 -2 信元, 下载支出 2 信元
Week2
-
-
Scan & JTAG insertion-Week 3(ChipEdge).pdf
554.44 KB, 下载次数: 150
, 下载积分:
资产 -2 信元, 下载支出 2 信元
Week3
-
-
Scan & JTAG insertion-Week 4(ChipEdge).pdf
542.47 KB, 下载次数: 153
, 下载积分:
资产 -2 信元, 下载支出 2 信元
Week4
-
-
Scan & JTAG insertion-Week 5-JTAG(ChipEdge).pdf
592.96 KB, 下载次数: 151
, 下载积分:
资产 -2 信元, 下载支出 2 信元
Week5
|
/1 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2023-3-6 21:34:05