|
|
发表于 2008-1-13 20:21:22
|
显示全部楼层
Finite State Machine-datapath Design, Optimization, and Implementation (Synthesis Lectures on Digital Circuits and Systems)
by Robert Reese
[size=120%]Finite State Machine-datapath Design, Optimization, and Implementation (Synthesis Lectures on Digital Circuits and Systems)
By Robert Reese
Publisher: Morgan & Claypool Publishers
Number Of Pages:
Publication Date: 2007-12-30
ISBN-10 / ASIN: 1598295292
ISBN-13 / EAN: 9781598295290
Binding: Paperback
Book Description:
Finite State Machine-Datapath Design, Optimization, and Implementation explores the design space of combined FSM/Datapath implementations. The lecture starts by examining performance issues in digital systems such as clock skew and its effect on setup and hold time constraints, and the use of pipelining for increasing system clock frequency. This is followed by definitions for latency and throughput, with associated resource tradeoffs explored in detail through the use of dataflow graphs and scheduling tables applied to examples taken from digital signal processing applications. Also, design issues relating to functionality, interfacing, and performance for different types of memories commonly found in ASICs and FPGAs such as FIFOs, single-ports, dual-ports, and register files are examined. Finally, design issues regarding cooperating Finite State Machine/Datapaths are explored. All design examples are presented in implementation-neutral Verilog code and block diagrams, with associated design files available as downloads for both Altera Quartus and Xilinx Virtex FPGA platforms. A working knowledge of Verilog, logic synthesis, and basic digital design techniques is required. This lecture is suitable as a companion to the synthesis lecture titled Introduction to Logic Synthesis using Verilog HDL. |
|
/1 
eetop公众号
创芯大讲堂
创芯人才网
