在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 940|回复: 0

[招聘] Digital Design Lead

[复制链接]
发表于 2022-11-11 13:40:15 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
NO.400-【猎头职位:上海需要多位  Digital Design Lead】联系人:Sophie-Song,邮箱:hr@kthr.com,微信也可查询职位了!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!
岗位职责:
1、Write Architecture Definition/IC Design Spec(digital block);
2、Write RTL coding for block or top level;
3、Do synthesis / timing analysis / formality check / CDC check /Code coverage check;
4、Assist on Verification Engineer to complete module and top level simulation and verification;
5、Debug RTL/Gate Level waveform at module or top level;
6、Do Silicon debugging of the related module functionalities and provide ECO solution accordingly;
7、Team build up and manage 3-5 peoples digital design and verification team.
8、Lead 3 to 5 digital designers and verification engineer to complete middle scale whole chip design and verification;
岗位要求:
1、MSEE with 5+ year experience of digital design experience;
2、Relevant experience in I2C, MIPI, MCU, NVM(EEPROM, Flash) design experience is a plus;
3、Strong skills of Verilog RTL coding, simulation debug and ECO;
4、Hands on experience in EDA tools such as Cadence NC-Sim, Synopsys DC, PT, etc;
5、Strong skills of Script and be familiar with TCL, Perl, etc.;
6、Self-motivated, good team work spirit and good communication skills.
7、Relevant experience in whole chip integration and tapeout.
8、Relevant experience in 3-5 people team management skill and knowledge.
福利:五险一金   补充医疗保险  员工旅游  绩效奖金  年终奖金  弹性工作

KT二维码最小版.jpg
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-2-26 14:30 , Processed in 0.013515 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表