在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1866|回复: 26

[原创] Computer Organization and Architecture Designing for performance, Global Edition, 11th Edition (William Stallings)

[复制链接]
发表于 2022-10-16 15:40:44 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 2046 于 2022-11-9 18:38 编辑

The most noteworthy changes are as follows:
■■ Multichip Modules: A new discussion of MCMs, which are now widely used, has been added to Chapter 1.
■■ SPEC benchmarks: The treatment of SPEC in Chapter 2 has been updated to cover the new SPEC cpu2017 benchmark suite.
■■ Memory hierarchy: A new chapter on memory hierarchy expands on material that was in the cache memory chapter, plus adds new material. The new Chapter 4 includes:
—Updated and expanded coverage of the principle of locality
—Updated and expanded coverage of the memory hierarchy
—A new treatment of performance modeling of data access in a memory hierarchy
■■ Cache memory: The cache memory chapter has been updated and revised. Chapter 5 now includes:
—Revised and expanded treatment of logical cache organization, including new figures, to improve clarity
—New coverage of content-addressable memory
—New coverage of write allocate and no write allocate policies —A new section on cache performance modeling.
■■ Embedded DRAM: Chapter 6 on internal memory now includes a section on the increasingly popular eDRAM.
■■Advanced Format 4k sector hard drives: Chapter 7 on external memory now includes discussion of the now widely used 4k sector hard drive format.
■■Boolean algebra: The discussion on Boolean algebra in Chapter 12 has been expanded with new text, figures, and tables, to enhance understanding.
■■Assembly language: The treatment of assembly language has been expanded to a full chapter, with more detail and more examples.
■■Pipeline organization: The discussion on pipeline organization has been substantially expanded with new text and figures. The material is in new sections in Chapters 16 (Processor Structure and Function), 17 (RISC), and 18 (Superscalar).
■■Cache coherence: The discussion of the MESI cache coherence protocol in Chapter 20 has been expanded with new text and figures.
iShot_2022-11-01_19.34.41.png
Computer Organization and Architecture Designing for performance, Global Edition.pdf (28.51 MB, 下载次数: 173 )


发表于 2022-10-16 18:27:50 | 显示全部楼层
Thanks a lot
发表于 2022-10-16 20:43:37 | 显示全部楼层
kankana
发表于 2022-10-16 21:21:13 | 显示全部楼层
good thanks
发表于 2022-10-16 21:39:29 | 显示全部楼层
Thank you very much.
发表于 2022-10-17 08:39:07 | 显示全部楼层
发表于 2022-10-18 19:41:39 | 显示全部楼层
Thanks for sharing
发表于 2022-10-19 08:02:34 | 显示全部楼层
谢谢分享
发表于 2022-10-30 22:36:18 | 显示全部楼层
Thanks for sharing!
发表于 2022-11-2 22:07:22 | 显示全部楼层
感谢分享好书!

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /3 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-20 02:47 , Processed in 0.030664 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表