在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
EETOP诚邀模拟IC相关培训讲师 创芯人才网--重磅上线啦!
查看: 1406|回复: 0

[资料] 《AIB_Specification_2.0》

[复制链接]
发表于 2022-5-20 23:51:29 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
This specification describes the Advanced Interconnect Bus (AIB) architecture,
interconnect attributes, signal management, and the configuration interface required to
design and build systems and peripherals that are compliant with the AIB specification.
The AIB is intended for interconnecting chiplets mounted within a package with signal
distances of 10 millimeters or less (often referred to as Ultra-Short Reach). While no
maximum interconnect distance is specified, AIB signal electrical requirements detailed
in Section 4 shall be met. AIB is not intended for signals interconnecting or connecting
to external package pins.
The specification is intended to provide interoperation between compliant chiplets.
Choices made by the chiplet designer with respect to such elements as number and
type of data signals, maximum supported clock speed, and any functionality that
exceeds the minimum requirements established in the AIB specification should be
documented in the chiplet datasheet.
AIB is a physical interconnect. Link, protocol and application layers are implemented on
top of the AIB interface.

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-22 14:15 , Processed in 0.013638 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表