在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2109|回复: 3

[求助] VCS2018仿真无法启动sim的问题

[复制链接]
发表于 2022-2-11 15:18:13 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 weizhl08 于 2022-2-12 18:08 编辑

用的是WSL + Ubuntu 20.04安装 的VCS

仿真时出现这种错误:

lunatic_wei@PC-20201004MJRO:/opt/sim/20220210$ vcs -R +v2k r2.v r1.v -timescale=1ns/1ns -debug_acc+fsdb -o simv
*** Using c compiler gcc-4.8 instead of cc ...
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Fri Feb 11 15:02:22 2022
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

15:02:22 (snpslmd) OUT: "VCSCompiler_Net" lunatic_wei@PC-20201004MJRO  [snps_checkout_1644562942]
Parsing design file 'r2.v'
Parsing design file 'r1.v'
Top Level Modules:
       testbench
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module testbench
15:02:23 (snpslmd) IN: "VCSCompiler_Net" lunatic_wei@PC-20201004MJRO  [snps_checkout_1644562942]
15:02:23 (snpslmd) OUT: "VCSCompiler_Net" lunatic_wei@PC-20201004MJRO  [snps_checkout_1644562943]
15:02:23 (snpslmd) IN: "VCSCompiler_Net" lunatic_wei@PC-20201004MJRO  [snps_checkout_1644562943]
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld: archive.0/_21502_archive_1.a(iAVhC_d.o): .symtab local symbol at index 33 (>= sh_info of 3)
ld: archive.0/_21502_archive_1.a(iAVhC_d.o): error adding symbols: bad value
make[1]: *** [filelist.cu:7: _21502_archive_1.so] Error 1
make: *** [Makefile:103: product_clean_order] Error 2
Make exited with status 2
CPU time: .734 seconds to compile + .297 seconds to elab + .391 seconds to link


版本的Licence应该是OK的,也是用的GCC 4.8,不知道原因在哪里?有知道的吗?麻烦告知下,感谢感谢


 楼主| 发表于 2022-2-11 15:53:32 | 显示全部楼层
用DEV的GUI跑,出现这错误

Warning: [DVIT101]
Rename of DVE log directory failed: Permission denied.
  From path: '/opt/sim/20220210/DVEfiles'.
  To path: '/opt/sim/20220210/.saveDVEfiles'.
Please ensure you have write permission in the directory.
*** Using c compiler gcc-4.8 instead of cc ...
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Fri Feb 11 15:52:11 2022
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'r1.v'
Parsing design file 'r2.v'
Top Level Modules:
       r2
No TimeScale specified
Starting vcs inline pass...

1 module and 0 UDP read.
        However, due to incremental compilation, no re-compilation is necessary.
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld: archive.9/_25962_archive_1.a(amcQwB.o): .symtab local symbol at index 30 (>= sh_info of 2)
ld: archive.9/_25962_archive_1.a(amcQwB.o): error adding symbols: bad value
make[1]: *** [filelist.cu:7: _25962_archive_1.so] Error 1
make: *** [Makefile:103: product_clean_order] Error 2
Make exited with status 2
CPU time: .610 seconds to compile + .297 seconds to elab + .173 seconds to link
Error: [DVIT009]
Build error for command 'vcs -full64 -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed -R +v2k r1.v r2.v '.
Build directory '/opt/sim/20220210'.
/opt/sim/20220210/r2.v: line 1: syntax error near unexpected token `('
/opt/sim/20220210/r2.v: line 1: `module r2();'

Error: [UCLI-020] Tool initialization error
Internal error with tool initialization. File "/opt/sim/20220210/r2.v" failed to startup properly
If problem persists, please report this error to a Synopsys representative.

但模块确实没有那个 · ,不知道是咋回事
 楼主| 发表于 2022-2-12 18:07:57 | 显示全部楼层
顶一下哈,没人吗?
发表于 2022-2-13 00:12:26 | 显示全部楼层
都wsl了,干脆试试docker,https://bbs.eetop.cn/thread-913461-1-1.html
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-14 11:24 , Processed in 0.017615 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表