在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2453|回复: 4

[求助] calibre怎么exclude特定器件不提寄生?

[复制链接]
发表于 2021-10-11 10:27:18 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
各位好,想问一下calibre怎么exclude特定器件不提寄生?比如像mom电容?
发表于 2021-10-11 10:43:07 | 显示全部楼层
PEX IGNORE CAP.......
在svrf里找下这段看看
发表于 2021-10-11 14:37:49 | 显示全部楼层
某些工艺版图中带有MIM MOM等一些特殊器件时,在PEX提取时,需要用到HCELL 和XCELL,那么在提取时需要设置Inputs 选项时选择use LVS H-cells file和hcell_list,这两个文件一般在PEX对于的rule文件有定义,目的是防止寄生参数重复提取。当选择用HCELL时对应的Extraction Type 需要选择Gate Level,才能生效。
发表于 2021-10-11 17:21:30 | 显示全部楼层
PEX Ignore Capacitance
Parasitic extraction
Specifies to ignore certain types of capacitance between specific layers. Ignores or removes
parasitic capacitances specified through layers and capacitance models ALL, FRINGE,
NEARBODY, or PLATE, and capacitance types COUPLING, DEVICE, or INTRINSIC.
Usage
Syntax 1, multi-layer capacitance calculations for all types:
PEX IGNORE CAPACITANCE [GLOBAL] ALL [SUBSTRATE]
{layer | VIA layer1 layer2} {layer | VIA layer1 layer2} [{layer | VIA layer1 layer2}...]
Syntax 2, multi-layer coupled capacitance calculations for non-via layers:
PEX IGNORE CAPACITANCE [GLOBAL] {FRINGE | NEARBODY | PLATE}
layer1 layer2 [layer ...]
Syntax 3, intrinsic capacitance calculations for one or more non-via layers:
PEX IGNORE CAPACITANCE [GLOBAL] INTRINSIC {FRINGE | PLATE} layer
[layer ...]
Syntax 4, intrinsic capacitance calculations for all layers:
PEX IGNORE CAPACITANCE [GLOBAL] INTRINSIC ALL {layer | VIA layer1
layer2} [{layer | VIA layer1 layer2} ...]
Syntax 5, complete coupling capacitance calculations for all layers:
PEX IGNORE CAPACITANCE [GLOBAL] COUPLING [INTRINSIC] {layer | VIA
layer1 layer2} [{layer | VIA layer1 layer2} ...]
Syntax 6, nearbody capacitance calculations for single-layer:
PEX IGNORE CAPACITANCE [GLOBAL] NEARBODY {layer | VIA layer1 layer2}
Syntax 7, intra-device capacitance calculations:
PEX IGNORE CAPACITANCE [GLOBAL] DEVICE [INTRINSIC] device_layer
[device_layer...] marker_layer
Syntax 8, intra-cell capacitance calculations:
PEX IGNORE CAPACITANCE [GLOBAL] DEVICE [INTRINSIC] device_layer
[device_layer...] CELL cell_name [cell_name ...]
Syntax 9, single-layer or via capacitance calculations for all types:
PEX IGNORE CAPACITANCE [GLOBAL] ALL [SUBSTRATE] {layer | VIA layer1
layer2}
发表于 2021-10-11 22:38:57 | 显示全部楼层
2楼还是很对的
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-5 20:37 , Processed in 0.016346 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表