西安：soc/IP设计 各方向（某大厂在西安组建团队)

linxi1123

专注IC的猎头   手上有数十家公司的职位  包括国内各一二线城市   微信：361261541   邮箱：361261541@qq.com
  
----------------------------分割线------------------------------------
  
西安目前有多家IC设计公司的职位  
1)      资深PLL模拟电路设计工程师/Leader
  
2)      SoC芯片设计工程师/专家
  
3)      服务器/处理器设计/验证
  
4)      ISP设计/验证
  
5)      芯片验证工程师/专家
  
6)      模拟设计部门经理/工程师（低速低功耗，LDO、PLL、ADC、DAC或者高速接口方向）
  
7)     模拟版图设计主任工程师/主管
  
8)      Memory Design Engineer/Manager
  
9）          多媒体算法
  
10）         芯片系统架构师
  
  
-------------------------------分割线-------------------------------
  
以下JD是某手机大厂，在西安组建团队，open如下职位：
  
SOC-SOC digital design engineer
工作职责
Frontend designer for ASIC projects
Architecture design and RTL implementation of SoC IP designs
Top integration as well as IP evaluation and selection
SoC system performance analysis
工作要求
Master's Degree preferred
Good communication skill
At least 3 years ASIC/SOC design and tape out flow experience
Experienced in SOC design and IP integration
Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains
Understanding of STA and timing constraints
Preferred/Plus
Experienced in SoC architecture, Embedded Processor(DSP/MCU), and bus (ARM bus) system architecture design
Experience with DDR Design
Experienced in high speed design (>1GHz)
Experienced in working on advanced process nodes (16nm)
  
  
SOC-SOC Lowpower engineer
工作职责
1. 负责世界顶级芯片的研发和设计工作
2. 和相关部门紧密合作，完成从产品定义、架构定义、逻辑设计、物理设计、验证、流片和量产的全流程
3. 完成IP模块、子系统和SOC层的设计、集成
  
工作要求
1. 熟悉Synopsys或者Cadence 或者其它EDA工具, 如Spyglass, Linting, CDC，DC (Design Compilier), PT (PrimeTime)
2. 熟悉SoC芯片流程设计 (IC design flow)
3. 熟悉Verilog/SystemVerilog
4. 熟悉低功耗设计, UPF实现流程, 和功耗分析 (power analysis, power optimization, power management, PTPX)
  
SoC DSP Design Engineer
工作职责
As DSP IP owner, responsible for delivering RTL and design documents, and supporting soc integration
To evaluate and select DSP core, including its PPA,SW toolchain and ecosystem, etc
DSP instruction customization, ISA extension and Micro-architecture design to achieve high performance and energy efficiency for mobile application
DSP core modeling and PPA simulation/analysis
Coordinate the team efforts on hardware and software co-design for mobile application
工作要求
PhD or Master in Electrical/Computer Engineering, Computer Science, or related fields with working knowledge of:
DSP microarchitecture and instruction set design, Microarchitecture modeling and optimization
Experience of CEVA/Cadence DSP ISA, micro-architecture and pipeline design for high energy efficiency mobile application, familiar with DSP arch and instruction set
Familiar with soc design flow, EDA languages such as Verilog, scripting languages such as Python, VCS/Verdi/Spyglass/DC/Genus/PTPX tools, etc.
Experience of CEVA/Cadence DSP soc integration and verification
Familiar with Cadence TIE, SNPS ASIP is preferred
Experience of audio/vision algorithms or applications is preferred
  
  
System IP Design Engineer
工作职责
1.负责世界顶级芯片的研发和设计工作
2.和相关部门紧密合作，完成从产品定义，架构定义，逻辑设计，物理设计，验证，流片和量产的全流程
3.完成IP模块， 子系统和SOC层的设计，集成。
工作要求
1. 熟悉Synopsys或者Cadence 或者其它EDA工具, 如Spyglass, Linting, CDC，DC (Design Compilier), PT (PrimeTime),
2. 熟悉SoC芯片流程设计 (IC design flow)
3.熟悉Verilog/SystemVerilog；
4. 熟悉模块级结构设计（IC design, microarchitecture），RTL实现和相关验证工作 (simulation, verification, emulation)
5.熟悉ARM架构和ARM IPs, AXI, AHB, Cache, SMMU, Coresight等
6. 熟悉SoC集成，总线架构设计BUS/NOC，优先
7. 熟悉高速接口设计， 包括： DDR， PCIE， USB， CSI， DSI， Serdes， C-PHY, D-PHY优先
8. 熟悉安全芯片模块, 加解密（crypto engine）优先
9. 熟悉视频图像处理ISP
  
  
SOC design Engineer(GPU)
工作职责
1. GPU subsystem integration, RTL coding and design spec delivery.
2. Follow up with mainstream GPU arch development trend, dive deep into GPU micro arch, analyze GPU performance and power efficiency optimization methods.
3. Build GPU system modeling platform and cooperate with software team to analyze user requirement, performance, and power efficiency.
4. Support IMPL/Backend team to finish GPU area and power optimization and iteration.
5. GPU subsystem RTL Coding, delivery of SDC, UPF definition, and complete Lint/CDC check to deliver a high-quality subsystem design.
6. Provide verification requirement on GPU, review DV/CV/ test plans, and support CPU DV/CV engineers to finish verification.
工作要求
1. Master’s degree or above in Electronics/Computer or related field, with more than 3 years relevant working experience.
2. Experience in SOC design flow and low power design methodology, proficient in using EDA tools such as VCS/Verdi/Spyglass/PTPX as well as script language like Perl/Python.
3. Knowledge on mainstream GPU micro arch such as ARM, IMG, Nvidia, AMD, etc and experience on performance/power/area optimization is a plus.
4. Knowledge on GPU system level performance modeling and experience on GPU DVFS, low power design is a plus.
5. Experience on GPU subsystem integration on mass production chips. Familiar with GPU application scenarios, software/hardware co-design.
6. Strong sense of responsibility, ability to work under pressure, good communication and coordination skills are required.
  
SOC-SoC CPU Design Engineer
工作职责
As MCU IP owner, responsible for delivering RTL and design documents, and supporting soc integration
To evaluate and select MCU core, including its PPA,SW toolchain and ecosystem
MCU instruction customization, ISA extension and Micro-architecture design to achieve high performance and energy efficiency for mobile application
MCU core modeling and PPA simulation/analysis
Coordinate the team efforts on hardware and software co-design for mobile application
  
工作要求
PhD or Master in Electrical/Computer Engineering, Computer Science, or related fields with working knowledge of:
CPU microarchitecture and instruction set design, Microarchitecture modeling and optimization
Experience of ARM/RISC-V core ISA, micro-architecture and pipeline design for high energy efficiency mobile application, familiar with ARM/RISCV arch and instruction set
Familiar with soc design flow, EDA languages such as Verilog, scripting languages such as Python, VCS/Verdi/Spyglass/DC/Genus/PTPX tools, etc.
Experience of CPU soc integration, familiar with debug and security system is preferred
Familiar with AMBA/AXI/AHB/APB is preferred
  
SOC-System IP Design Engineer（安全）
职责描述：
负责手机芯片系统安全模块以及安全芯片设计
任职要求：
1. 电子工程、计算机、微电子相关专业，硕士及以上
2. 有信息安全、密码学等专业背景优先
3. 至少3年以上芯片开发、验证、修改、测试经验
4. 熟练掌握Verilog、SystemVerilog等RTL编程语言及微架构设计
5. 熟悉芯片开发、仿真、验证工具和流程
6. 有实现过安全算法（对称、非对称）及国密算法芯片的优先
7. 对安全算法、芯片的攻击方法和相应防护措施有了解，有防攻击电路设计经验优先
8. 对安全芯片传感器设计或集成、验证、测试有了解，有设计或集成经验优先
9. 有安全电路、TrustZone SoC、DMA、Cache、MMU、NVM、KMS、TZPC、Bus Filter控制器的设计或集成经验优先
10. 有TRNG设计或集成、验证经验优先
11. 熟练掌握C/汇编及至少一种脚本语言
12. 有较强的自我驱动和快速学习能力
13. 有良好的文字和语言沟通能力
  
SOC-ASIC Engineer (FPGA Prototyping)
工作职责
ASIC to FPGA modification and integration
Writing testcase to verify FPGA SOC prototyping
FPGA/EMU synthesis, partitioning and emulating using Synopsys, Xilinx tools
FPGA prototyping system debug and bringup
Script work for task automation
工作要求
Bachelor degree or above in EE, CS or Automation
3 - 5 years of the professional experience
Good knowledge with FPGA experience including implementation, synthesis (Synplify), timing closure (Vivado/ISE)
Familiar with typical FPGA improvement platforms such as Xilinx, HAPS，Palladium etc
Familiar with HDL language, such like verilog / system Verilog
Strong problem orientation ability
Self-motivated, good communication skill and team work player
  
SoC VI Engineer(power/performance)
作职责
Responsible for the basic software development of the chip FPGA/Emulator platform.
Functional validation, performance/power evaluation/analysis/optimization and support chip MP software delivery for CPU/GPU/DSP/SOC etc. based on bare metal/OS
Responsible for chip user scenario performance/power modeling and sign off at pre-silicon, correlation at post-silicon
工作要求
Master or Bachelor degree in computer, communication engineering, electronics or microelectronics and other related majors.
Familiar with ARM/X86//DSP architecture and embedded operating system, familiar with software development of consumer embedded electronic products.
Experience in verification platforms such as FPGA/PalladiumXP/Zebu is preferred
Familiar with performance/power evaluation test methods for CPU/GPU/DSP etc. ,familiar with chip development process is preferred.
Familiar with scripting languages such as Python/TCL and related tool development experience is preferred.
Familiar with CPU/GPU/DSP etc. related driver development, chip testing, platform software development background is preferred.
Be responsible, honest and trustworthy, have a sense of teamwork spirit, and have a strong ability to withstand pressure.
  
SOC-SoC VI Engineer(binning)
Work with design/DFT/engineering team to develop characterization plan, drive for efficient & effective execution
FT test program development, test pattern bring-up/debug for test time reduction and yield improvement
Work out chip binning strategy with big data collection and analysis
工作要求
Master or Bachelor degree in computer, communication engineering, electronics or microelectronics and other related majors
Experience in ATE test methodology and yield/binning process
Solid programing skills in C/C++ and one of script (Perl, Shell, python etc.)
Familiar with data management systems and statistical analysis tools
Be responsible, honest and trustworthy, have a sense of teamwork spirit, and have a strong ability to withstand pressure.