|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
×
专注IC的猎头 微信 :361261541 手上有数十家IC设计公司的职位 包括国内一二线城市
以下是某大厂的职位 薪水有竞争力
SoC芯片设计专家/高级专家-西安
岗位描述
1. 针对数据中心业务需求,与市场/架构及其他团队合作, 设计和实现业务相匹配的大规模SOC产品。
1. 负责微架构文档和代码工作,和其他团队协作,完成功能验证/时序优化以及 post silicon的测试工作。
3. 确保前端交付的各项质量检查。
1. Target datacenter business, work with market/architecture team, design and implement large scale SOC product.
2. Takes charge of micro architect specification and rtl coding, and co-work for verification, timing closure and post silicon bring up and debug works
3. Own front-end design quality checks and reviews for high-quality delivery.
岗位要求
芯片设计师需相关本科专业,加上至少5年以上ASIC经验, 或是硕士研究生专业,两年工作经验。并满足以下一个或多个方向
1. 熟悉芯片设计流程,并有参与流片的经验。
2. 熟悉RTL综合, Floorplan 到后端时序收敛的流程。
3. 熟悉设计验证主流工具以及具备一定的脚本能力。
4. 熟悉主要总线协议, CPU, Cache,Cache coherence ,以及常用数字 IP, PCIe,DDR,SerDes, Phy,参与过芯片顶层整合,大型芯片设计经验者优先。
5. 具有clock reset generator 设计经验,熟悉异步接口电路处理方法
6. 问题解决能力强而且全面, 具优秀团队沟通协作能力。
ASIC Design Engineer should have related B.S. with 5+ years of ASIC expericne, or M.S.EE with 2+ years, and satisfy one of the following qualification sets.
1. Familiar the full flows of ASIC design and participated the actual tapeout process.
2. Familiar the RTL synthesis, Floorplan to timing closure with the process technology.
3. Familiar to design and verification tools and scripting language.
4. Faimilar Bus protocol, CPU, Cache,Cache coherence,knowledgable about digital IP, PCIe,DDR,SerDes, Phy, participated the chip integration, Server grade design will be a plus.
5. Hands on experiences with Clock Reset generation, faimilar with async-interface desgin
5. Strong problem solving abilities. Great communication and collaboration skills to interact with other team members.
|
|