在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 16161|回复: 54

[招聘] 【招聘】【ASR】急招:ASIC Implementation Engineer

[复制链接]
发表于 2021-3-25 15:27:18 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Job Description:
- Block, IP macro or SoC level implementation in 28nm or 16nm TSMC process
- UPF Synthesis with Synopsys DC or DCT/G flows
- Full Chip formal check on RTL2Gate and Gate2Gate with LEC and/or formality tools.
- Full Chip CLP check with CPF for nonPG and PG netlists for low power signoff.
- Working with BE team to timing closure in Primetime-SI on multi-corners and multi-modes
- Ability to build or perfect the EDA-methodology-flow with perl, tcl or shell
- Knowledge on DFT (mbist/scan) will be an added advantage

Qualifications:
- BSEE degree or above
- Strong understanding of synthesis flow using DC/DCT/DCG - for a low power (UPF) and
high speed- complex SoC
- Hands on experience with formal verification tools such as LEC and/or formality
- Must have the CTS conceptions in ICC at P&R stage
- Strong STA skills. Must have thorough knowledge on closing timing at unit and top level
- Experience in mbist and scan will be plus
- Proficient in Perl, Tcl and Shell programming
-Good team work spirit


本人非猎头!帮内推
简历发送至: 2489533094@qq.com
 楼主| 发表于 2021-3-25 16:22:52 | 显示全部楼层
Location:Nanjing
 楼主| 发表于 2021-3-30 09:35:45 | 显示全部楼层
UP↑
 楼主| 发表于 2021-4-8 14:02:10 | 显示全部楼层
UPO(∩_∩)O
 楼主| 发表于 2021-4-9 16:08:30 | 显示全部楼层
UP(●'◡'●)
 楼主| 发表于 2021-4-15 16:02:51 | 显示全部楼层
UPO(∩_∩)O
 楼主| 发表于 2021-4-25 10:51:19 | 显示全部楼层
UP O(∩_∩)O
 楼主| 发表于 2021-4-26 13:26:21 | 显示全部楼层
UP O(∩_∩)O
 楼主| 发表于 2021-4-27 14:18:19 | 显示全部楼层
UP O(∩_∩)O
 楼主| 发表于 2021-4-28 14:54:52 | 显示全部楼层
UP O(∩_∩)O
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-5 16:38 , Processed in 0.021498 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表