【招聘】【ASR】急招：ASIC Implementation Engineer

Anne_xiyuan · 发表于 2021-3-25 15:27:18

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

Job Description:
- Block, IP macro or SoC level implementation in 28nm or 16nm TSMC process
- UPF Synthesis with Synopsys DC or DCT/G flows
- Full Chip formal check on RTL2Gate and Gate2Gate with LEC and/or formality tools.
- Full Chip CLP check with CPF for nonPG and PG netlists for low power signoff.
- Working with BE team to timing closure in Primetime-SI on multi-corners and multi-modes
- Ability to build or perfect the EDA-methodology-flow with perl, tcl or shell
- Knowledge on DFT (mbist/scan) will be an added advantage

Qualifications:
- BSEE degree or above
- Strong understanding of synthesis flow using DC/DCT/DCG - for a low power (UPF) and
high speed- complex SoC
- Hands on experience with formal verification tools such as LEC and/or formality
- Must have the CTS conceptions in ICC at P&R stage
- Strong STA skills. Must have thorough knowledge on closing timing at unit and top level
- Experience in mbist and scan will be plus
- Proficient in Perl, Tcl and Shell programming
-Good team work spirit

本人非猎头！帮内推
简历发送至: 2489533094@qq.com

Anne_xiyuan · 发表于 2021-3-25 16:22:52

Location：Nanjing

Anne_xiyuan · 发表于 2021-3-30 09:35:45

UP↑

Anne_xiyuan · 发表于 2021-4-8 14:02:10

UPO(∩_∩)O

Anne_xiyuan · 发表于 2021-4-9 16:08:30

UP(●'◡'●)

Anne_xiyuan · 发表于 2021-4-15 16:02:51

UPO(∩_∩)O

Anne_xiyuan · 发表于 2021-4-25 10:51:19

UP O(∩_∩)O

Anne_xiyuan · 发表于 2021-4-26 13:26:21

UP O(∩_∩)O

Anne_xiyuan · 发表于 2021-4-27 14:18:19

UP O(∩_∩)O

Anne_xiyuan · 发表于 2021-4-28 14:54:52

UP O(∩_∩)O

[招聘] 【招聘】【ASR】急招：ASIC Implementation Engineer

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

站长推荐 /2