在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2794|回复: 1

[招聘] 张江知名AI公司 PCIE Verification 200万左右高薪

[复制链接]
发表于 2020-6-16 19:07:22 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x



详情欢迎沟通 WeChat 1272671623

PCIE Verification Lead岗位(看一整条产品线,需要从战略角度考虑产品线未来5-10年的发展,需要有Lead团队经验)
[color=rgba(0, 0, 0, 0.8)]职位描述
[color=rgba(0, 0, 0, 0.6)]

*Work closely with PCIE IP architect and designer to define verification plan;

*Lead a team and tasks partition and assignment;

*Lead the development of comprehensive, reusable verification environment using *SystemVerilog and UVM methodology, execution of verification plan and coverage closure; Track verification progress and bug system to ensure high design quality.



[color=rgba(0, 0, 0, 0.8)]职位要求
[color=rgba(0, 0, 0, 0.6)]

15+ years (minimum 12 years) of ASIC verification work experience.

Experience of UVM based verification flow

Experience as technical lead on asic verification.

Experience with assertion, function coverage driven methodology.

Experience or knowledge of AXI/APB/AHB bus protocol.

Familiar with SystemVerilog and UVM methodology.

Deep understanding on PCIe protocol/datapath.

Self-motivated, good communication with other team members.

Experience of CCIX/CXL protocol is a big plus.

Experience with ARM based C/Assembly test development is a plus.




发表于 2023-4-25 16:35:47 | 显示全部楼层
确实不错,HWJ都千亿市值了
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-1-5 14:46 , Processed in 0.013317 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表