我将uvm库文件uvm_reg_defines.svh中的`UVM_REG_DATA_WIDTH宏定义的修改如下
// Macro: `UVM_REG_DATA_WIDTH
//
// Maximum data width in bits
//
// Default value is 64. Used to define the <uvm_reg_data_t> type.
//
`ifndef UVM_REG_DATA_WIDTH
`define UVM_REG_DATA_WIDTH 128
`endif
然后保存运行之后还是报了之前同样的错误:
UVM_FATAL verilog_src/uvm-1.1d/src/reg/uvm_reg_block.svh(1093) @ 0: reporter [RegModel] Register model requires that UVM_REG_DATA_WIDTH be defined as 128 or greater. Currently defined as 64