在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜帖子
查看: 970|回复: 0

[招聘] 北京后端职位招聘

[复制链接]
发表于 2019-5-7 15:21:48 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
北京数字后端职位招聘,工作地点:海淀区,有兴趣欢迎联系我了解详情,微信 yy17cc,邮箱 daisy@hibohr.com

Senior Digital Backend Design Engineer
Job Summary

As a member of the core backend team, you will be responsible for the physical implementation (from netlist to tapeout) of a highly complex SOC utilizing state of the art process technology.


Description

Work with FE team to understand chip architecture and drive physical aspects early in design cycle

Design automation; Construct, Guide, Modify, Enhance Timing tools and flows.

Top level floorplan, partition floorpan, P&R, timing and physical sign off.


Key Qualification

The ideal candidate will have a minimum of 5 years of physical design experience, with recent successful tapeouts in deep sub-micron technology.

Expert in top /block level P&R implementation, including floorplanning, clock & power distribution, timing closure, physical & electrical verification.

Experienced in industry standard tools, understand their capabilities and underlying algorithms.

Strong communication skills.

Familiar with sub-micro Synthesis, PR and power sign off tool is a plus.

Experience with DDR, PCIE is a plus.

Strong scripting abilities in Python are needed; TCL or Makefile is a plus.

Experience in methodology of Technology under 16nm is a plus.

Experience in large - scale chip design is a plus.



Education

BS/MS CE or EE.

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /3 下一条

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-9-10 21:37 , Processed in 0.010918 second(s), 3 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表