马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
本帖最后由 test_account 于 2018-11-13 14:53 编辑
ESD Protection and I/O Design (3 credits) DD201Instructor: Michael Stockinger This tutorial is intended to provide the attendees with the tools to take a device and circuit level understanding of ESD protection methods and implement them in in I/O designs for CMOS bulk technologies. Beginning with a review of common ESD protection strategies, this course will Focus more directly on how to build ESD-robust I/O cells and how to integrate them on a full chip. The tutorial will cover various types of I/O pads including analog, RF and digital pads. Different types of ESD protection strategies and Their usage in I/O pad cells will be described, for example rail clamp, self-contained, and SCR based protection schemes. This course will also discuss the decisions and challenges which ESD and I/O designers typically face when designing I/O Pads.More complex ESD solutions will also be described such as stacked rail clamps, ghost rails, and protecting signals that can swing below ground or above the supply. Finally, this tutorial will touch on various supply schemes including multiple power domains and isolated grounding schemes. Will end with discussing pad ring construction aspects for both wire-bond and flip-chip packages.
DD201.pdf
(4.83 MB, 下载次数: 676 )
|