在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2126|回复: 3

[招聘] 成都海光招聘深度计算芯片设计,验证和集成工程师(北京上海成都)

[复制链接]
发表于 2018-5-8 16:42:03 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
成都海光深度计算部门招聘芯片设计,验证和集成工程师,在北京,上海,成都均有site,部门从事深度计算芯片的研发(7nm工艺),新成立不久,虚位以待,感兴趣的朋友请发简历至my_dipper@outlook.com,机会不错(特别是对打算回成都的朋友),欢迎邮件咨询
###############################################################################################################
ASIC Design Engineer
###############################################################################################################
Description:
- SoC front-end design, including clock, reset, power and top connection
- Responsible for RTL quality and module level synthesis
- Support DV for function verification
- Support software for driver development


Qualifications:
Must have:
- minimum 3+/6+ years of ASIC design,
- Proficient in Verilog HDL, knowledge of system architecture and design
- Solid working experience with Arm architecture and AMBA
- Familiar with front-end design flow and EDA tools
- Strong problem solving, communication skills and good team work spirit
- solid knowledge in one of the following area:
  DDR/HBM Memory controler
  PCIE design
  GFX deisgn
###############################################################################################################
Job Title: ASIC Integration Engineer
###############################################################################################################
Description:
- SoC integration
- work with IP vendor (internal/external) to analyze integration issues
- SOC level LEDA, CDC check
- SOC level synthesis, STA, constraint generation,GCA, formal and timing closure
- interface to backend team on physical design and timing closure
- interface to IP team on RTL quality
- chip quality sign-off

Qualifications:
Must have:
- minimum 3+/6+ years of ASIC design or integration experience
- solid working knowledge with front-end ASIC design flow and EDA tools (Verdi,Formality/LEC, DC, PT, Spyglass, etc.)
- proficient in Verilog HDL
- familiar with DFT structure, flow and tools
- good team work spirit  
Nice to have:
- familiar with low power flow(upf,vsi check, etc.)
- working knowledge in DFT construction and integration  

###############################################################################################################
Job Title: ASIC Verification Engineer
###############################################################################################################
Job Responsibilities:
1. Responsible for design verification of cutting edge SoC projects.
2. Participate in all SoC level function verification jobs including: SoC DV testbench and infrastructure development and maintenance
3. Create and execute SoC testplan including data-path and interrupt, security, power management, etc.
4. Implement directed and random test cases in C++/SV, as well as checkers and assertions
5. Help to maintenance and improve DV environment building flow

Requirements:
1. MS with 5+ years experience in ASIC/SoC design verification
2. Hand-on experience in all domains of complex ASIC DV flow from plan to coverage
3. knowledgeable in Verilog, C, C++ & SV/UVM development, familiar with scripting languages like Perl/shell/tcl etc.
4. Strong problem solving and communication skills, DV lead experience is a big plus
5. Knowledge on computer architecture and high-speed IP interface protocol is preferred
6. Experience in power-aware verification is preferred
发表于 2018-5-8 18:00:28 | 显示全部楼层
都没有 模拟坑的
发表于 2018-5-9 11:03:19 | 显示全部楼层
你们要模拟的吗。。。
 楼主| 发表于 2018-5-9 11:20:16 | 显示全部楼层
回复 3# wandola
这边还没有模拟的职位呢
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-9 09:59 , Processed in 0.016516 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表